



**CCIE Professional Development** 

### Inside Cisco IOS Software Architecture

An essential guide to understanding the internal operation of Cisco routers

Vijay Bollapragada, CCIE\* No. 1606 Curtis Murphy, CCIE No. 1521 Russ White, CCIE No. 2635

### **Inside Cisco IOS Software Architecture**

Vijay Bollapragada, Curtis Murphy, & Russ White

Copyright© 2000 Cisco Systems, Inc.

Cisco Press logo is a trademark of Cisco Systems, Inc.

Published by: Cisco Press 800 East 96th Street Indianapolis, IN 46240 USA

All rights reserved. No part of this book may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying, recording, or by any information storage and retrieval system, without written permission from the publisher, except for the inclusion of brief quotations in a review.

Printed in the United States of America 4 5 6 7 8 9 0

Fourth Printing May 2009

Library of Congress Cataloging-in-Publication Number: 99-64092

ISBN: 1-58705-816-2

# Warning and Disclaimer

This book is designed to provide information about Cisco's proprietary Internetwork Operating System (IOS) software architecture. Every effort has been made to make this book as complete and as accurate as possible, but no warranty or fitness is implied.

The information is provided on an "as is" basis. The author, Cisco Press, and Cisco Systems, Inc., shall have neither liability nor responsibility to any person or entity with respect to any loss or damages arising from the information contained in this book or from the use of the discs or programs that may accompany it.

The opinions expressed in this book belong to the author and are not necessarily those of Cisco Systems, Inc.

## **Trademark Acknowledgments**

All terms mentioned in this book that are known to be trademarks or service marks have been appropriately capitalized. Cisco Press or Cisco Systems, Inc. cannot attest to the accuracy of this information. Use of a term in this book should not be regarded as affecting the validity of any trademark or service mark.

### **Feedback Information**

At Cisco Press, our goal is to create in-depth technical books of the highest quality and value. Each book is crafted with care and precision, undergoing rigorous development that involves the unique expertise of members from the professional technical community.

Readers' feedback is a natural continuation of this process. If you have any comments regarding how we could improve the quality of this book, or otherwise alter it to better suit your needs, you can contact us through e-mail at ciscopress@mcp.com. Please make sure to include the book title and ISBN in your message.

We greatly appreciate your assistance.

Publisher Editor-In-Chief

Cisco Systems Program Manager

Managing Editor

Senior Acquisitions Editor

Development Editor Project Editor Copy Editor

Technical Editors Mike Brown, Jennifer DeHaven Carroll,

Ron Long, Alexander Marhold

John Wait

John Kane

Jim LeValley

**Brett Bartow** 

Patrick Kanouse

Jennifer Nuckles Theresa Wehrle

Christopher Cleveland

Team Coordinator Amy Lewis
Book Designer Gina Rexrode
Cover Designer Louisa Adair
Production Team Argosy
Indexer Kevin Fulcher

alialia

CISCO.

Americas Headquarters Cisco Systems, Inc. San Jose, CA

Asia Pacific Headquarters Cisco Systems (USA) Pte. Ltd. Europe Headquarters Cisco Systems International BV Amsterdam, The Netherlands

Cisco has more than 200 offices worldwide. Addresses, phone numbers, and fax numbers are listed on the Cisco Website at www.cisco.com/go/offices.

CCDE, CCENT, Cisco Eos, Cisco Lumin, Cisco Nexus, Cisco Stadium/vision, the Cisco logo, DCE, and Welcome to the Human Network are trademarks: Changing the Way We Work, Live, Play, and Learn is a service mark; and Access Registrar Aironet. AsyncOS, Bringing the Meeting To You, Catalyst, CCDA, CCDP, CCIE, CCIP, CCAA, CCNP, CCSP, CCVP, Cisco, the Cisco Certified Internetwork Expert Logo, Cisco IOS, Cisco Press, Cisco Systems, Cisco Systems Logo, Cisco Live, Include Limitation, Etherals, EtherSwitch, Event Center, East Step, Follow Me Broxenia, FormShare, GigaDrive, Homellich, Internet Quotient, IOS, iPhone, IQ Expertise, the IQ logo, IQ Net Readiness Scorecard, IQuick Study, IronPort, the IronPort Logo, LightStream, Linksys, MediaTone, MeetingPlace, MGX, Networkers, Networking Academy, Network Registrar, PCNow. PIX, PowerPanels, ProConnect, ScriptShare, SenderBase, SMARTinet, Spectrum Expert, StackWise, The Fastest Way to Increase Your Internet Quotient, TransPath, WebEx, and the WebEx logo are registered trademarks of Cisco Systems, Inc. and/or its affiliates in the United States and octation after carbon and the Cisco Systems inc. and/or its affiliates in the United States and octation after carbon and the Cisco Systems inc. and/or its affiliates in the United States and octation after countries.

All other trademarks mentioned in this document or Website are the property of their respective owners. The use of the word partner does not imply a partnership relationship between Cisco and any other company, (0805R)

# Introduction

Venture into any bookstore today and you can find numerous books on internetworking covering a wide range of topics from protocols to network design techniques. There's no question that internetworking has become a popular field with the enormous growth of the Internet and the increasing convergence of voice, video, and data. Cisco has built a very successful business selling the equipment that forms the network infrastructure—by some accounts, Cisco has more than 85 percent of the market—and at the same time has seen its Cisco IOS Software become a *de facto* industry standard. Yet, although plenty of material is written about network design and the protocols IOS supports, very little information is available from sources other than Cisco.

This lack of information is understandable—IOS is proprietary, after all—but it nevertheless leaves network implementers at a disadvantage. During our experience helping design and troubleshoot IOS-based networks, we've seen many cases where limited IOS architectural knowledge either contributed to a problem or made it more difficult to solve. In addition, we collectively have answered countless numbers of questions (and dispelled some myths) from bewildered Cisco customers about the workings of various IOS features.

This book is an attempt to bring together, in one place, the wealth of information about the architecture and the operation of IOS. Some of this information has been made public previously through forums, Cisco presentations, and the Cisco Technical Assistance Center. Most of the information you cannot find in the Cisco IOS documentation.

# **Objectives**

Inside Cisco IOS Software Architecture is intended to be an IOS "shop manual" for network designers, implementers, and administrators. The objective of this book is to describe key parts of the architecture and the operation of the IOS software. This book also covers the architecture of some of Cisco's hardware platforms. Because IOS is a specialized embedded operating system tightly coupled to the underlying hardware, it's difficult to describe the software without also considering the hardware architecture. Note, however, that this book is not meant to be an exhaustive manual for Cisco hardware. The hardware descriptions are provided only to help illustrate unique features in the IOS software. You might notice that this book does not cover many of the Cisco platforms; in particular, this book does not cover any of the Catalyst switch products, and it omits many of the access routers. In most cases, the missing platforms either are similar to ones that are covered or, in the case of the Catalyst switches, would be best treated in a separate text of their own.

# **Organization**

The book is divided into three general sections. The first covers the general architecture of IOS, including its software infrastructure and packet switching architecture. The second section, beginning with Chapter 3, examines the IOS implementations on a few selected Cisco hardware platforms, covering the design and operation of the platform-specific features. Finally, Chapter 8 describes how IOS implements select Quality of Service (QoS) mechanisms. The book is organized into the following chapters:

- Chapter 1, "Fundamental IOS Software Architecture"—Provides an introduction to operating
  system concepts and then covers the IOS software infrastructure, including processes, memory
  management, CPU scheduling, packet buffers, and device drivers.
- Chapter 2, "Packet Switching Architecture"—Gives an overview of the switching architecture and describes the theory of operation of several platform-independent switching methods, including process switching, fast switching, optimum switching, and Cisco Express Forwarding.
- Chapter 3, "Shared Memory Routers"—Shows how the features discussed in Chapter 1 and Chapter 2 actually are implemented on a platform using the relatively simple shared memory routers as an example.
- Chapter 4, "Early Cbus Routers"—Covers platform-specific switching features in the IOS
  implementation for the early Cbus routers. Describes the architecture of the AGS+ and Cisco 7000
  routers.
- Chapter 5, "Particle-Based Systems"—Describes the particle-based packet buffering scheme
  using the Cisco 7200 router IOS implementation example. Covers the packet switching implementation on the Cisco 7200.
- Chapter 6, "Cisco 7500 Routers"—Continues the description of the Cbus architecture focusing
  on the Cisco 7500 router IOS implementation. Also examines the IOS distributed switching implementation on the Versatile Interface Processor (VIP).
- Chapter 7, "The Cisco Gigabit Switch Router: 12000"—Covers the IOS implementation on the Cisco 12000 series routers.
- Chapter 8, "Quality of Service"—Gives an overview of IOS Quality of Service (QoS) and
  describes several QoS methods, including priority queuing, custom queuing, weighted fair queuing, and modified deficit round robin.
- Appendix A, "NetFlow Switching"—Covers the NetFlow feature in IOS used for traffic monitoring and billing.

# This chapter covers the following key topics:

- Hardware Architecture for Shared Memory Routers
- Packet Buffers for Shared Memory Routers
- Packet Switching on a Shared Memory Router

# **Shared Memory Routers**

In the previous two chapters, we covered IOS' basic architecture and switching methods in the abstract. To understand how IOS actually works, though, it's helpful to see how it operates on a real router. Because IOS is so closely coupled to the hardware on which it runs, each implementation has its own platform-specific features.


This chapter examines a very basic IOS implementation—the one for a group of routers known collectively as *shared memory* routers. Shared memory routers consist of several products, including the Cisco 1600, 2500, 4000, 4500, and 4700 series of routers. Although individually they all have their own unique features, together they have two major things in common: they all have a bare-bones architecture (just a CPU, main memory, and interfaces) and they all use the system buffers for packet buffering.

# **Hardware Architecture for Shared Memory Routers**

Let's examine the hardware architecture on these shared memory platforms in some detail. We start with an overview of the generic shared memory architecture in Figure 3-1, and then mention some of the unique hardware features of platforms within this group.

You can see the overall architecture is fairly basic, consisting of just three major components: the processor (CPU), memory (DRAM), and interface controllers, with the processor and the interface controllers connected to the memory via data busses. Figure 3-1 also shows memory is divided into logical regions, which we'll examine later.

Figure 3-1 Shared Memory Router Architecture



### **CPU**

The processor in a shared memory router is truly the brains behind the entire show; it runs IOS and switches packets. The processor is responsible for executing all the switching methods supported on these platforms; there are no offload processors involved.

The type of processor used depends on the platform. For example, the Cisco 1600 and 2500 series use a Motorola 68000 series CPU while the 4500 and 4700 series use a MIPS RISC CPU. You can determine the specific type of processor by looking at the output of the **show** 

**version** command. Example 3-1 shows the **show version** output from a Cisco 1600 router. Example 3-2 shows the **show version** output from a Cisco 4500 router.

### **Example 3-1** show version Output from a Cisco 1600 Router

```
router-1600>show version
Cisco Internetwork Operating System Software
....
cisco 1604 (68360) processor (revision C) with 17920K/512K bytes of memory.
Processor board ID 05385389, with hardware revision 00972006
....
```

### **Example 3-2** show version Output from a Cisco 4500 Router

```
router-4500#show version
Cisco Internetwork Operating System Software
....
cisco 4500 (R4K) processor (revision B) with 16384K/16384K bytes of memory.
Processor board ID 01657190
R4600 processor, Implementation 32, Revision 2.0
....
```

### Memory

Shared memory platforms use dynamic random access memory (DRAM) to hold most of the data in the router. DRAM contains all the routing tables, the caches, the IOS data, the packet buffers, and, on many systems, the IOS code itself.

IOS divides the available DRAM into two logical memory classes: *Local* and *Iomem* (I/O memory). In most cases, Local memory is placed into the **main** region and I/O memory is placed into the **iomem** region, as illustrated by the **show region** command output in Example 3-3.

**Example 3-3** DRAM Memory Regions Revealed in **show region** Command Output

```
Router-4500#show region
Region Manager:
     Start
                  End
                          Size(b) Class Media Name
0x30000000 0x30FFFFF
                         16777216 Flash R/O
                                               flash
0x38000000 0x383FFFFF
                         4194304 Flash R/O
                                               bootflash
0x40000000 0x40FFFFFF 16777216 Iomem R/W
                                               iomem
0x600000000 \quad 0x61FFFFFF \qquad 33554432 \quad Local \quad R/W \qquad main
0x600088A0 0x607229BF 7446816 IText R/O
                                               main:text
0x60726000 0x6096506F
                         2355312 IData R/W
                                               main:data
0x60965070 0x609DB1CF
                         483680 IBss
                                         R/W
                                               main:bss
0x609DB1D0 0x61FFFFF
                         23219760 Local R/W
                                               main:mainheap
0x80000000 0x81FFFFF
                         33554432 Local R/W
                                               main:(main k0)
0x88000000 0x88FFFFFF
                         16777216 Iomem R/W
                                               iomem:(iomem k0)
                         33554432 Local R/W
                                                main:(main k1)
0xA0000000 0xA1FFFFF
0xA8000000 0xA8FFFFF
                         16777216 Iomem R/W
                                               iomem: (iomem k1)
```

The sizes of these two regions also are reflected in the output of **show version**, as illustrated in Example 3-4.

### **Example 3-4** show version Command Output Also Reveals Memory Region Sizes

```
Cisco Internetwork Operating System Software
IOS (tm) 4500 Software (C4500-J-M), Version 11.1(24), RELEASE SOFTWARE (fc1)
....
cisco 4500 (R4K) processor (revision E) with 32768K/16384K bytes of memory.
Processor board ID 09337282
....
```

The number before the slash is the amount of Local memory present (32,768 Kb), and the number after the slash is the amount of I/O memory present (16,384 Kb). The total DRAM memory present is the sum of these two numbers (49,152 Kb). For the system in Example 3-3 and Example 3-4, the 32,768 Kb of Local memory is assigned to the region named **main** and the 16,384 Kb of I/O memory is assigned to the region named **iomem**.

On shared memory platforms, the **main** region is used for storing routing tables, caches, general IOS data structures, and often the IOS runtime code—but not for storing packet buffers. Packet buffers are stored in the **iomem** region, which often is called *shared memory* because it's shared between the processor and the media interfaces.

On many systems, the DRAM used for Local memory is physically separate from the DRAM used for I/O memory—usually two different banks. On those systems, IOS simply assigns all the available memory in a bank to the appropriate memory regions, one bank for **iomem** and one bank for **main**. For the Cisco 1600 and 2500, however, I/O memory and Local memory are both allocated from the same DRAM bank. The amount of I/O memory carved from the installed DRAM depends on the total memory installed:

- 1MB—512 Kb of memory is used for I/O
- 2MB—1 MB of memory is used for I/O
- 4MB and above—2 MB of memory is used for I/O

### Location of IOS Runtime Code on Shared Memory Systems

Some IOS shared memory platforms—in particular, the 1600 series and the 2500 series routers—can run IOS directly from Flash memory. If a system is running IOS from Flash, it doesn't use the **main** memory region for the IOS runtime code. Instead, it stores the runtime code in a region named **flash**, as demonstrated in Example 3-5.

**Example 3-5** show region Output for a Run-from-Flash System

```
Router-2500#show region
Region Manager:
     Start
                 End
                        Size(b) Class Media Name
0x00000000 0x007FFFF
                        8388608 Local R/W
                                            main
0x00001000 0x0001922F
                        98864 IData R/W
                                            main:data
0x00019230 0x000666B3
                        316548 IBss R/W
                                            main:bss
0x000666B4 0x007FEFFF
                        7965004 Local R/W
                                            main:heap
0x007FF000 0x007FFFFF
                          4096 Local R/W
                                            main:flhlog
0x00800000 0x009FFFFF
                        2097152 Iomem R/W
                                            iomem
0x03000000 0x03FFFFF
                       16777216 Flash R/O
                                            flash
0x0304033C 0x037A7D37 7764476 IText R/O flash:text
```

In Chapter 1, "Fundamental IOS Software Architecture," you saw that the *IText* class is where the IOS runtime code is stored. In Example 3-5, the IText memory is assigned to a subregion of **flash** called **flash:text**, indicating the system is running IOS from Flash.

You also can determine whether a router is running IOS from Flash or Local memory by checking the image's filename. The last one or two letters of the filename indicate whether the image is *relocatable* or *run-from-DRAM*. The run-from-DRAM images run in Local memory, while the relocatable images run from Flash memory.

The **show version** output in Example 3-6 is taken from a Cisco 2500, which runs IOS from Flash.

#### **Example 3-6** Flash-based IOS Image

```
router-2500>show version
Cisco Internetwork Operating System Software
IOS (tm) 2500 Software (C2500-JS-L), Version 12.0(7.3)T, MAINTENANCE INTERIM SE
Copyright (c) 1986-1999 by cisco Systems, Inc.
....
```

The last letter in the image name (**L**) means this image is relocatable, and therefore is running from Flash. On the other hand, if the image runs from Local memory (DRAM), the image name ends in either **M** or **MZ**, as you can see in the output of **show version** in Example 3-7.

#### **Example 3-7** DRAM-based IOS Image

```
Router-4500>show version
Cisco Internetwork Operating System Software
IOS (tm) 4500 Software (C4500-P-M), Version 11.2(18)P, RELEASE SOFTWARE (fc1)
Copyright (c) 1986-1999 by cisco Systems, Inc.
....
```

### Memory Pools

IOS creates two memory pools to manage allocation and de-allocation of memory within the DRAM regions. These two pools are named *Processor* and *I/O*, as demonstrated in the **show memory** output in Example 3-8.

### **Example 3-8** show memory Output Reveals Memory Pools

| router-2500#show memory |         |          |         |          |           |            |  |
|-------------------------|---------|----------|---------|----------|-----------|------------|--|
|                         | Head    | Total(b) | Used(b) | Free(b)  | Lowest(b) | Largest(b) |  |
| Processor               | 3BB08   | 16528632 | 878596  | 15650036 | 15564280  | 15630436   |  |
| I/O                     | 4000000 | 2097152  | 473468  | 1623684  | 1603060   | 1623232    |  |

The **Processor** memory pool is created from memory in the **main:heap** subregion of Local memory and the **I/O** pool is created from memory in the **iomem** region of I/O memory. The size of the **I/O** pool (the number in the **Total** column in Example 3-8) correlates closely to the size of **iomem**. However, the size of the **Processor** pool is always less than the size of the **main** memory region. The **Processor** pool gets only a subset of the memory in the **main** region because the remainder must be reserved for the IOS data, the BSS segments, and, on many platforms, the IOS runtime image itself.

#### NOTE

Have you ever wondered why this collection of routers is called shared memory routers? All routers discussed in this book have shared memory, so why are these particular routers singled out? What's unique about these systems is not that they have shared memory, but that they have only one region of shared memory (I/O memory) and it's shared between a single main processor and all the interface controllers. In addition, that same memory is used for all packet switching—there's no data copied between regions to pass a packet from fast to process switching like there is on other platforms.

### **Interface Controllers**

Interface controllers are responsible for transferring packets to and from the physical media. They have their own processors, called media controllers, but do not perform any switching or IOS processing operations. Interface controllers perform media control operations and move packets between I/O memory and the network media. Depending on the platform, interface controllers can be implemented as removable port modules or as components on the main system board.

# **Packet Buffers for Shared Memory Routers**

You might recall from Chapter 1 that IOS maintains a set of packet buffers called *system buffers* that are used primarily for process switching packets. IOS on shared memory routers also uses system buffers, but in a distinct way—it uses the system buffers for *all* packet switching, not just process switching.

In addition to the standard public buffer pools, IOS on shared memory platforms also creates some private system buffer pools and special buffer structures for the interface controllers called *rings*.

### **Private Buffer Pools**

Private buffer pools are used for packet switching just like the public pools, but are intended to prevent interface buffer starvation. All interfaces must compete for buffers from the public pools, increasing the probability for buffer contention (which degrades performance) and raising the possibility that a single interface can starve out others needing buffers from a single pool. With the addition of private pools, each interface is given a number of buffers dedicated for its use, so contention is minimized. Although most interfaces receive their own private pool of buffers, some lower speed interfaces, such as asynchronous interfaces, do not.

Unlike the dynamic public pools, the private pools are static and are allocated with a fixed number of buffers at IOS initialization. New buffers cannot be created on demand for these pools. If a buffer is needed and one is not available in the private pool, IOS *falls back* to the public buffer pool for the size that matches the interface's MTU.

The output of the **show buffers** command in Example 3-9 shows both the public and the private pools.

#### **Example 3-9** show buffers Command Output

```
Router#show buffers
Buffer elements:
    500 in free list (500 max allowed)
    57288024 hits, 0 misses, 0 created

Public buffer pools:
Small buffers, 104 bytes (total 50, permanent 50):
    50 in free list (20 min, 150 max allowed)
    11256002 hits, 0 misses, 0 trims, 0 created
    0 failures (0 no memory)

Middle buffers, 600 bytes (total 25, permanent 25):
    24 in free list (10 min, 150 max allowed)
    3660412 hits, 12 misses, 36 trims, 36 created
    0 failures (0 no memory)
```

continues

### **Example 3-9 show buffers** *Command Output (Continued)*

```
Big buffers, 1524 bytes (total 50, permanent 50):
     50 in free list (5 min, 150 max allowed)
     585512 hits, 14 misses, 12 trims, 12 created
     2 failures (0 no memory)
VeryBig buffers, 4520 bytes (total 10, permanent 10):
     10 in free list (0 min, 100 max allowed)
     0 hits, 0 misses, 0 trims, 0 created
     0 failures (0 no memory)
Large buffers, 5024 bytes (total 0, permanent 0):
     0 in free list (0 min, 10 max allowed)
     0 hits, 0 misses, 0 trims, 0 created
     0 failures (0 no memory)
Huge buffers, 18024 bytes (total 0, permanent 0):
     0 in free list (0 min, 4 max allowed)
     0 hits, 0 misses, 0 trims, 0 created
     0 failures (0 no memory)
Interface buffer pools:
Ethernet0 buffers, 1524 bytes (total 32, permanent 32):
     8 in free list (0 min, 32 max allowed)
     3398 hits, 3164 fallbacks
     8 max cache size, 7 in cache
SerialO buffers, 1524 bytes (total 32, permanent 32):
     7 in free list (0 min, 32 max allowed)
     25 hits, 0 fallbacks
    8 max cache size, 8 in cache
Serial1 buffers, 1524 bytes (total 32, permanent 32):
     7 in free list (0 min, 32 max allowed)
     25 hits, 0 fallbacks
     8 max cache size, 8 in cache
```

Although most of these fields are explained in Chapter 1, some are unique to the interface buffer pools:

- **fallbacks**—The number of times the interface processor had to fall back to the public buffer pools to find a buffer in which to store a packet.
- max cache size—Some number of buffers in each private buffer pool are cached for faster access; this is the maximum number of buffers that can be cached.
- in cache—The number of cached private buffers.

Notice the private pools do not have a **creates** or a **trims** field; this is because these pools are static pools.

## **Receive Rings and Transmit Rings**

In addition to public and private buffer pools, IOS also creates special buffer control structures, called rings, in I/O memory. IOS and interface controllers use these rings to control which buffers are used to receive and transmit packets to the media. Rings are actually a common control structure used by many types of media controllers to manage the memory for packets being received or waiting to be transmitted. The rings themselves consist of media controller—specific elements that point to individual packet buffers elsewhere in I/O memory. IOS creates these rings on behalf of the media controllers and then manages them jointly with the controllers.

Each interface has a pair of rings: a receive ring for receiving packets and a transmit ring for transmitting packets. These rings have fixed sizes determined by several factors. The size of the receive ring depends on the specific interface and is dictated by the media controller specification. The transmit ring size, however, is dependent on the media controller specification and the type of queuing configured on the interface.

Receive rings have a constant number of packet buffers allocated to them that equals the size of the ring. The receive ring's packet buffers initially are allocated from the interface's private buffer pool. During operation, they might be replaced with buffers from either the private pool or a public pool.

The number of buffers allocated to a transmit ring can vary from zero up to the maximum size of the transmit ring. Transmit ring packet buffers come from the receive ring of the originating interface for a switched packet or from a public pool if the packet was originated by IOS. They're de-allocated from the transmit ring and returned to their original pool after the payload data is transmitted.

The **show controller** command in Example 3-10 displays the sizes and the locations of the receive and the transmit rings. Although most interface types produce output similar to what's shown, the exact content of the output varies.

**Example 3-10 show controller** Command Output Displays Receive and Transmit Ring Sizes and Locations

```
isp-4700b#show controller ethernet

AM79970 unit 0 NIM slot 1, NIM type code 14, NIM version 1

Media Type is 10BaseT, Half Duplex, Link State is Down, Squelch is Normal idb 0x60AE8324, ds 0x60AE9D10, eim_regs = 0x3C110000

IB at 0x40006E64: mode=0x0010, mcfilter 0000/0000/0100/0000
station address 0060.837c.7089 default station address 0060.837c.7089 buffer size 1524

RX ring with 32 entries at 0x400303D0

Rxhead = 0x400303D0 (0), Rxp = 0x60AE9D28 (0)
00 pak=0x60AF2468 ds=0xA80C745E status=0x80 max_size=1524 pak_size=0
01 pak=0x60AF2254 ds=0xA80C6DA2 status=0x80 max_size=1524 pak_size=0
02 pak=0x60AF2040 ds=0xA80C6GE6 status=0x80 max_size=1524 pak_size=0
....
```

**Example 3-10 show controller** Command Output Displays Receive and Transmit Ring Sizes and Locations (Continued)

```
TX ring with 32 entries at 0x40059BD0, tx_count = 0
tx_head = 0x40059BD0 (0), head_txp = 0x60AE9E3C (0)
tx_tail = 0x40059BD0 (0), tail_txp = 0x60AE9E3C (0)
00 pak=0x000000 ds=0xA8000000 status=0x03 status2=0x0000 pak_size=0
01 pak=0x000000 ds=0xA8000000 status=0x03 status2=0x0000 pak_size=0
02 pak=0x000000 ds=0xA8000000 status=0x03 status2=0x0000 pak_size=0
```

The following list describes some of the more interesting fields in the **show controller** output from Example 3-10:

- **RX ring with 32 entries at 0x400303D0**—The size of the receive ring is 32 and it begins at memory location 0x400303D0 in I/O memory.
- 00 pak=0x60AF2468 ds=0xA80C745E status=0x80 max\_size=1524 pak\_size=0—
  This line is repeated for each ring entry in the receive ring. Each ring entry, called a descriptor, contains information about a corresponding packet buffer allocated to the receive ring. All the fields in the descriptor except for pak are device specific and vary from media controller to media controller. The pak field points to the memory address of the header for the packet linked to this descriptor. All IOS packet buffers have a corresponding header containing information about the contents of the buffer and a pointer to the actual location of the buffer itself. Although packet buffers on shared memory systems are located in I/O memory, their headers might reside in Local memory, as is the case here.
- TX ring with 32 entries at 0x40059BD0, tx\_count = 0—Shows the transmit ring size and the number of packets waiting to be transmitted. In this case, the transmit ring size is 32 and there are no packets awaiting transmission on this interface.
- 00 pak=0x000000 ds=0xA8000000 status=0x03 status2=0x0000 pak\_size=0—
  This line is repeated for each entry in the transmit ring. Like the receive ring, each entry in the transmit ring is a descriptor containing information about a corresponding packet buffer on the ring. The pak field points to the header of a corresponding packet buffer waiting to be transmitted. The other fields are media controller specific. Unlike receive ring descriptors, transmit ring descriptors are linked only to a packet buffer when there is a packet waiting to transmit. After a packet buffer is transmitted, the buffer is unlinked from the transmit descriptor, returned to its original free pool, and its descriptor pak pointer reset to 0x000000.

# **Packet Switching on a Shared Memory Router**

Now that we've looked at the general hardware architecture of the shared memory routers and how IOS divides their memory, let's look at how IOS actually switches packets. IOS on shared memory routers supports the following:

- Process switching
- CEF switching
- Fast switching


There are three stages in IOS packet switching:

- 1 Receiving the packet
- 2 Switching the packet
- 3 Transmitting the packet

# **Receiving the Packet**

Figure 3-2 illustrates the steps of the packet receive stage.

Figure 3-2 Receiving the Packet



- Step 1 The interface media controller detects a packet on the network media and copies it into a buffer pointed to by the first free element in the receive ring (that is, the next buffer the media controller owns). Media controllers use the DMA (direct memory access) method to copy packet data into memory.
- **Step 2** The media controller changes ownership of the packet buffer back to the processor and issues a receive interrupt to the processor. The media controller does not have to wait for a response from the CPU and continues to receive incoming packets into other buffers linked to the receive ring.

### NOTE

Notice in Step 2 the media controller can continue to receive incoming packets into the receive ring. Therefore, it's possible for the media controller to fill the receive ring before the processor processes all the new buffers in the ring. This condition is called an *overrun*; when it occurs, all incoming packets are dropped until the processor catches up.


- **Step 3** The CPU responds to the receive interrupt, and then attempts to remove the newly-filled buffer from the receive ring and replenish the ring from the interface's private pool. Three outcomes are possible:
  - **3.1** A free buffer is available in the interface's private pool to replenish the receive ring: The free buffer is linked to the receive ring and packet switching continues with Step 4.
  - **3.2** A free buffer is not available in the interface's private pool, so the receive ring is replenished by *falling back* to the global pool that matches the interface's MTU. The *fallback* counter is incremented for the private pool.
  - **3.3** If a free buffer is not available in the public pool as well, the incoming packet is dropped and the *ignore* counter is incremented. Further, the interface is *throttled*, and all incoming traffic is ignored on this interface for some short period of time.

# **Switching the Packet**

**Step 4** After the receive ring is replenished, the CPU begins actually switching the packet. This operation consists of locating information about where to send the packet (next hop) and the MAC header to rewrite onto the packet.

IOS attempts to switch the packet using the fastest method configured on the interface. On shared memory systems, it first tries CEF switching (if configured), then fast switching, and finally falls back to process switching if none of the others work. Figure 3-3 illustrates the steps of the packet switching stage and the list that follows describes the steps illustrated in the figure.

Figure 3-3 Switching the Packet




- Step 5 While still in the receive interrupt context, IOS attempts to use the CEF table (first) or fast switching cache (second) to make a switching decision.
  - **5.1 CEF switching**—If CEF switching is enabled on the interface, then CEF switching is attempted. Four different outcomes are possible:
  - **5.1.1** If there are valid CEF and adjacency table entries, IOS rewrites the MAC header on the packet and begins transmitting it in Step 8, the packet transmit stage.
  - **5.1.2** If the CEF adjacency entry for this destination points to a punt adjacency, IOS proceeds to try fast switching (see Step 5.2).
  - **5.1.3** *If the CEF table entry for this packet points to a receive adjacency, the packet is queued for process switching.*
  - **5.1.4** If there is no CEF entry for the destination, the packet is dropped.
    - **5.2 Fast switching**—If CEF is not enabled or the packet cannot be CEF switched, IOS attempts to fast switch the packet.
  - **5.2.1** If there is a valid fast cache entry for this destination, IOS rewrites the MAC header information and begins transmitting the packet (Step 8, packet transmit stage).
  - **5.2.2** If there is no valid fast cache entry, the packet is queued for process switching (Step 6).
- **Step 6 Process switching**—If both CEF switching and fast switching fail, IOS falls back to process switching. The packet is placed in the input queue of the appropriate process (an IP packet is placed in the queue for the IP Input process, for instance), and the receive interrupt is dismissed.
- **Step 7** Eventually, the packet switching process runs, switching the packet and rewriting the MAC header as needed. Note the packet still has not moved from the buffer it was originally copied into. After the packet is switched, IOS continues to the packet transmit stage, for process switching (Step 9).

# **Transmitting the Packet**

Figure 3-4 illustrates the steps of packet transmit stage.

Figure 3-4 Transmitting the Packet



**Step 8** If the packet was CEF switched or fast switched, then while still in receive interrupt context IOS checks to see if there are packets on the output queue of the outbound interface.

- **8.1** If there are packets already on the output hold queue for the interface, IOS places the packet on the output hold queue instead of directly into the transmit ring to reduce the possibility of out-of-order packets, and then proceeds to Step 8.3.
- **8.2** If the output hold queue is empty, IOS places the packet on the transmit ring of the output interface by linking the packet buffer to a transmit ring descriptor. The receive interrupt is dismissed and processing continues with Step 11. If there is no room on the transmit ring, the packet is placed on the output hold queue instead and the receive interrupt is dismissed.

**8.3** If the output hold queue is full, the packet is dropped, the output **drop** counter is incremented, and the receive interrupt is dismissed.

### NOTE

In Step 8 of the transmit stage, notice that IOS checks the output hold queue first before placing any CEF or fast switched packets on the transmit ring. This reduces the possibility of transmitting packets out of order. How can packets get out of order when they're being switched as they're received? Consider the following example.

Let's assume the first packet in a given conversation (flow) between two hosts arrives at the router. IOS attempts to fast switch the packet and finds there is no fast cache entry. So, the packet is handed off to the IP Input process for process switching.

So far, everything is fine. In the process of switching the packet, IP Input builds a cache entry for this flow of packets and places the first packet on the output queue of the outbound interface.

Now, let's assume that just at this moment a second packet arrives for the same flow. IOS fast switches the second packet (because the cache entry has now been built) and gets ready to transmit it. If IOS puts this second packet directly on the transmit ring, it is transmitted before the first packet, which is still waiting in the output queue. To prevent this situation from occurring, IOS always makes certain the output queue of the outbound interface is empty before placing any CEF-switched or fast-switched packets directly on the transmit ring.

- **Step 9** If the packet was process switched, the packet is placed on the output queue for the output interface. If the output queue is full, the packet is dropped and the *output drop* counter is incremented.
- Step 10 IOS attempts to find a free descriptor in the output interface transmit ring. If a free descriptor exists, IOS removes the packet from the output hold queue and links the buffer to the transmit ring. If no free descriptor exists (that is, the ring is full), IOS leaves the packet in the output hold queue until the media controller transmits a packet from the ring and frees a descriptor.
- **Step 11** The outbound interface media controller polls its transmit ring periodically for packets that need to be transmitted. As soon as the media controller detects a packet, it copies the packet onto the network media and raises a transmit interrupt to the processor.

Step 12 IOS acknowledges the transmit interrupt, unlinks the packet buffer from the transmit ring, and returns the buffer to the pool of buffers from which it originally came. IOS then checks the output hold queue for the interface; if there are any packets waiting in the output hold queue, IOS removes the next one from the queue and links it to the transmit ring. Finally, the transmit interrupt is dismissed.

# **Summary**

This chapter covered the IOS implementation on Cisco's shared memory architecture routers, including the 2500 series, of which there are more than 1 million in use today. You saw how IOS divides memory into regions and how it actually switches packets on these platforms.

# INDEX

# **Symbols**

| * (asterisk)  |
|---|
| process switching, 44   |
| show process command, 18  |
| 2-way radix trees (Fast Cache), 51–52                           |
| 256-way multiway tree (mtree), 56–57                            |
| 7000 series routers, 87, 92–93                                  |
| 7200 series routers, 99–101                                     |
| hardware, 101–104   |
| memory, 104–106   |
| packet switching, 106–111                                       |
| 7500 series routers, 113  |
| data buses, 114   |
| packet switching, 123   |
| receiving packets, 124, 127                                     |
| switching packets, 126–129                                      |
| transmitting packets, 129–131                                   |
| RSP (Route Switch Processor), 115–123                           |
| CPUs (central processing units), 116                            |
| main memory, 123  |
| MEMD (memory D), 116–122  |
| troubleshooting, 142  |
| CPUs (central processing units), 142–144                        |
| ignore counters, 145  |
| input drop counter, 144   |
| output drop counters, 145                                       |
| VIP (Versatile Interface Processor), 131–140                    |
| models, 134–135   |
| receive side buffering, 141–142                                 |
| 12000 series routers (Gigabit Switch Router), 147 hardware, 147 |
| GRP (Gigabit Route Processor), 154–155                          |
| LCs (Line Cards), 155–161                                       |
| Maintenance Bus (MBUS), 154                                     |
| switching fabric, 148–154                                       |
| MDRR (Modified Deficit Round Robin),                            |
| 191–195   |
| packet switching, 161–167                                       |
| <u> </u>  |

# Α

| active field (show queueing command), 183        |
|--|
| adapters   |
| 7200 series routers, 99, 104                     |
| VIP (Versatile Interface Processor), 133         |
| address space, virtual, 9                        |
| addresses  |
| memory regions, 11–12                            |
| MMU (memory map unit), 6                         |
| adjacency tables, CEF (Cisco Express Forwarding) |
| 60–62  |
| aggregate queue limit field (show interface fair |
| command), 191                                    |
| aggregation, RBA (Router-Based Flow Aggregatio   |
| Export), 205                                     |
| aging cache entries, Fast Cache, 55              |
| AGS+ router, 87–89                               |
| algorithms (MEMD buffer carving), 118–122        |
| aliases, memory regions, 11–12                   |
| alignment errors (Cisco 7500 series routers),    |
| 142–143  |
| Allocated field (show process memory             |
| command), 29                                     |
| alternate mode, MDRR (Modified Deficit Round     |
| Robin), 192–193                                  |
| arbitration phase (12000 series routers), 148    |
| architecture (IOS), 7–8                          |
| device drivers, 38                               |
| kernel, 20                                       |
| memory manager, 24–31                            |
| scheduler, 20–24                                 |
| watchdog timers, 23–24                           |
| memory, 9  |
| memory pools, 12–13                              |
| regions, 9–12                                    |
| operating systems, 3                             |
| packet buffer management, 31                     |
| buffer pool manager, 31                          |
| system buffers, 32–38                            |
| processes, 13                                    |
| life cycle stages, 14–16                         |
| output, 17–19                                    |
| priorities 16 17                                 |

| shared memory routers, 69-70                        | buffers, 8                                   |
|---|--|
| CPUs (central processing units), 70–71              | buffer pools                                 |
| DRAM (dynamic random access                         | buffer pool manager, 31–32                   |
| memory), 71–74                                      | Cisco 7500 series routers, 117–118           |
| interface controllers, 74                           | contiguous, 95                               |
| software infrastructure, 3                          | MEMD, 120                                    |
| virtual memory, 7                                   | particle buffering, 95–97                    |
| AS (Autonomous System), 204–205                     | coalescing, 99                               |
| AS field (show ip cache verbose flow command),      | data blocks, 97                              |
| 204   | headers, 97                                  |
| ASICs, Line Cards, 160–161                          | pools, 98                                    |
| asterisk (*)  | system buffers, 32–38                        |
| process switching, 44                               | VIP (Versatile Interface Processor), 141–142 |
| show process command, 18                            | burst memory, 163                            |
| autonomous switching (Cbus), 90                     | buses  |
| Autonomous System aggregation, 205                  | 7200 series routers, 92-93, 99-100, 103-104  |
| average queue size, 196                             | 7500 series routers, 114                     |
|   | 12000 series routers, 148–149                |
|   | AGS+ routers, 89                             |
|   | Cbus, 87                                     |
| В   | autonomous switching, 90                     |
|   | Cisco 7000 Series router, 92–93              |
| backbone routers, 59                                | controller, 88                               |
| backing store, 131                                  | Fast Packet Memory, 91–92                    |
| bad hop counts, 144                                 | Mutlibus, 87                                 |
| balancing loads, 44–45                              | packet switching, 41                         |
| bandwidth   | VIP (Versatile Interface Processor), 133–134 |
| 12000 series routers switching fabric, 151–152      |  |
| file transfers, 169                                 |  |
| QoS (Quality of Service), 170–171                   |  |
| terminal sessions, 169                              | C  |
| video, 169  |  |
| voice traffic, 169                                  | C character (show process command), 18       |
| bare-bones architecture (shared memory routers), 69 | cache  |
| blocks, memory                                      | CEF (Cisco Express Forwarding), 58–59        |
| chunk manager, 28                                   | load sharing, 63–64                          |
| memory pool manager, 25–26                          | tables, 59, 61–62                            |
| BMAs (Buffer Manager ASICs), 160–161                | Fast Cache, 47–49                            |
| broadcast storms, 144                               | cache maintenance, 53–55                     |
| oroaucast storins, 144                              |  |
|   | hash buckets, 50–51                          |
|   | hash tables, 50–51                           |

| load sharing, 55–56                          | commands                             |
|--|--------------------------------------|
| radix trees, 51–52                           | class, 185                           |
| storing IP prefixes, 52–53                   | class-map, 185                       |
| NetFlow, 202–204                             | cos-queue-group, 194                 |
| optimum switching, 56–58                     | fair-queue, 179, 182                 |
| cache misses, 49                             | ip route-cache flow, 202             |
| Cached adjacency (CEF adjacency tables), 62  | ip routing, 14                       |
| calendar queues (DWFQ), 190                  | no ip routing, 14                    |
| CAR (Committed Access Rate), 199             | queue-limit, 185                     |
| Cbus, 87                                     | random-detect, 185                   |
| Cisco 7000 Series router, 92–93              | rx-cos-slot, 194                     |
| controller, 88                               | service-policy, 185                  |
| packet switching, 90                         | show adjacency, 62                   |
| autonomous, 90                               | show align, 143                      |
| Fast Packet Memory, 91–92                    | show buffer, 32–33                   |
| CBWFQ (Class-Based Weighted Fair Queuing),   | show buffers, 35–38, 75, 98          |
| 184–189                                      | show controller, 77                  |
| CEF (Cisco Express Forwarding), 58–59        | show controller cbus, 119-122, 145   |
| 7200 series routers, 106, 110–111            | show controller fia, 150             |
| dCEF (distributed Cisco Express Forwarding), | show controller frfab queue, 160     |
| 189  | show controller tofab queue, 158     |
| load sharing, 63–64                          | show controller vip accumulator, 141 |
| shared memory routers, 81-82                 | show diag, 134, 157                  |
| tables, 59, 61–62                            | show interface, 144-145              |
| cells (12000 series routers), 154            | show interface random, 197           |
| Chars In (Cisco 7500 series routers), 143    | show interface stat, 143-144         |
| chassis models (7200 series routers), 100    | show ip cache optimum, 58            |
| Check heaps (show process command), 19       | show ip cache verbose, 49–50         |
| chunk manager, 28                            | show ip cache verbose flow, 203-204  |
| Cisco Express Forwarding. See CEF            | show ip cef summary, 59              |
| Cisco IOS. See architecture                  | show ip route, 45                    |
| Class-Based Weighted Fair Queuing. See CBWFQ | show ip spd, 199                     |
| class command, 185                           | show ip traffic, 144                 |
| class-default option (class command), 185    | show memory, 12–13, 26–27, 31, 74    |
| class-map command, 185                       | show memory free, 27–28              |
| CLI (command-line interface)                 | show memory summary, 123             |
| CBWFQ (Class-Based WFQ), 184-186             | show policy interface, 186           |
| parsers, 14                                  | show policy policy-map, 186          |
| Clock Scheduler card (CSC), 150              | show process, 17–19                  |
| coalescing, particle, 99                     | show process cpu, 22-23, 142-143     |
|  | show process memory, 29-30           |
|  |                                      |

| show queueing, 182–183                                 | CPUs (central processing units)                     |
|--|---|
| show region, 10, 71                                    | 7500 series RSP (Route Switch Processor), 116,      |
| show version, 70–72, 115                               | 142–144   |
| slot-table-cos, 194                                    | AGS+ routers, 89                                    |
| Committed Access Rate (CAR), 199                       | context switches, 5                                 |
| configuration commands                                 | GRP (Gigabit Route Processor), 154–155              |
| ip routing, 14   | interrupts, 7, 14                                   |
| no ip routing, 14                                      | multitasking operating systems, 4–5                 |
| configuring, 173–175                                   | packet switching                                    |
| 7200 series routers, 100                               | shared memory routers, 80–81                        |
| MDRR (Modified Deficit Round Robin),                   | preemptive multitasking operating systems, 5–6      |
| 194–195  | processes, 22–23                                    |
| NetFlow, 201   | shared memory routers, 70–71                        |
| RED (random early detection), 197–198                  | VIP (Versatile Interface Processor), 133            |
| WFQ (Weighted Fair Queuing), 182–183                   | created field (show buffer command), 34             |
| congestion avoidance, 172, 195-198                     | creation stage, 15                                  |
| congestion management, 171–172                         | Critical background (show process command), 19      |
| custom queuing, 175-178                                | critical priorities, 16                             |
| LLQ (Low Latency Queuing), 187-188                     | crossbar switching fabric (12000 series routers),   |
| MDRR (Modified Deficit Round Robin),                   | 149–150   |
| 191–195  | CSC (Clock Scheduler card), 150                     |
| priority queuing, 172–175                              | CyBus, VIP (Versatile Interface Processor), 133–134 |
| Weighted Fair Queuing (WFQ), 178–179                   |   |
| CBWFQ (Class-Based WRQ), 184–187                       |   |
| configuring, 182–183                                   | _   |
| DWFQ (Distributed WFQ), 188-191                        | D   |
| Flow-Based WFQ, 179-182                                |   |
| congestive-discard-threshold (fair-queue command), 182 | D character (show process command), 18              |
| context switches, 5                                    | data blocks (particle buffering), 97                |
| preemptive multitasking, 5                             | data buses (Cisco 7500 series routers), 114         |
| processes, 13  | datagrams, exporting flow data, 204                 |
| contexts (threads), 4                                  | Dead queue, 20                                      |
| contiguous buffers, 95                                 | dead state, 16                                      |
| control store, 88                                      | Dead summary lines (show process memory             |
| controllers (7200 series routers), 104                 | command), 30  |
| cos-queue-group command, 194                           | deficit counters, MDRR (Modified Deficit Round      |
| cost, process switching, 44–45                         | Robin), 193   |
| counters   | delay   |
| load share, 44–45                                      | terminal sessions, 169                              |
| MEMD (memory D), 92                                    | video, 169  |
| output drop, 129                                       | voice traffic, 169                                  |
| show buffer command 34                                 | ······································              |

| Denial of Service attacks (Cisco 7500 series routers), 144 depth field (show queueing command), 183 descriptors, 78 Destination Prefix aggregation, RBA (Router-Based Flow Aggregation Export), 205 device drivers, 8, 38 discards field   | show memory free, 27–28 show process, 19 show region, 10 execution stage, 16 exporting NetFlow data, 204  |
|--|---|
| show policy interface command, 187 show queueing command, 183  | F   |
| Distributed CBWFQ (DCBWFQ), 184, 189<br>distributed Cisco Express Forwarding (dCEF), 189<br>distributed switching, 135–140<br>Distributed Weighted Fair Queuing (DWFQ),  | Fabric Interface ASIC (FIA), 160 fair-queue command, 179, 182 fallback counter, 80 fallbacks field (show buffers command), 76   |
| Distributed Weighted Fair Queuing (DWFQ),  171, 178  DRAM  7200 series routers, 104–106  shared memory routers, 71–74  drivers, device, 38  drop counters, 84  drops field (show queueing command), 183  duplicate memory regions (aliases), 11  DWFQ (Distributed Weighted Fair Queuing), 171,  178, 188–191  dynamic packet buffer pools, 32  dynamic-queues (fair-queue command), 182 | fallbacks field (show buffers command), 76 Fast Cache, 47–49 cache maintenance, 53–55 hash buckets, 50–51 hash tables, 50–51 load sharing, 55–56 radix trees, 51–52 storing IP prefixes, 52–53 fast memory pools (Cisco 7500 series router), 123 Fast memory region, 9 Fast Packet Memory AGS+ routers, 89 Cbus, 91–92 MEMD. See MEMD (memory D) fast switching, 8. See also Fast Cache 7200 series routers, 106, 110–111 shared memory routers, 82 |
| E character (show process command), 18 EIGRP (Enhanced Interior Gateway Routing Protocol), 45 End addresses (memory regions), 10 engine 0 LCs (Line Cards), 160–163 engine 1 LCs (Line Cards), 160–163 engine 2 LCs (Line Cards), 160–161, 164–165 errors (Cisco 7500 series routers), 142–143 exceptions (Cisco 7500 series routers), 143 EXEC commands parsers, 14 show memory, 26–27  | shaw process cpu command, 23 fast switching pools (particle buffers), 98 FIA (packet switching ASIC), 160 fields show buffer command, 33–34 show buffers command, 76 show controller cbus command, 119–120 show controller command, 78 show controller tofab queue command, 159 show interface fair command, 190 show interface random command, 198 show ip cache verbose flow command, 203–204 show policy interface command, 187                  |

show process command, 18-19 show process memory command, 29

show queueing command, 183

global synchronization, 195-196

GSR (Gigabit Switch Router), 147

hardware, 147

GRP (Gigabit Route Processor), 154–155

LCs (Line Cards), 155-161

GRP (Gigabit Route Processor), 154–155

| FIFO (first-in, first-out)                        | 191–195                                  |
|---|--|
| limitations, 170–171                              | packet switching, 161–167                |
| run-to-completion scheduling, 4-5                 | GTS (Generic Traffic Shaping), 199       |
| file transfers (Quality of Service), 169          |  |
| filenames, runtime memory locations, 73           |  |
| Flash memory, 9, 72–73                            |  |
| Flgs field (show ip cache verbose flow            | Н  |
| command), 204                                     |  |
| flow (NetFlow), 201–202                           | H character (show process command), 18   |
| exporting data, 204                               | hardware                                 |
| flow cache, 202–204                               | 7200 series routers, 101–104             |
| RBA (Router-Based Flow Aggregation                | 12000 series routers (Gigabit Switch     |
| Export), 205                                      | Router), 147                             |
| Flow-Based DWFQ (Distributed Weighted Fair        | GRP (Gigabit Route Processor), 154–155   |
| Queuing), 188–189                                 | LCs (Line Cards), 155–161                |
| Flow-Based WFQ (Weighted Fair Queuing),           | MBUS (Maintenance Bus), 154              |
| 179–182   | switching fabric, 148–154                |
| fragmentation, memory, 25, 31                     | abstraction, 4, 38                       |
| free buffers, 80                                  | interrupts, 14                           |
| free function, 24                                 | shared memory routers, 69–70             |
| Free output (show memory command), 13             | CPUs (central processing units), 70–71   |
| Freed field (show process memory command), 29     | DRAM (dynamic random access              |
| FrFab SDRAM, 158                                  | memory), 71–74                           |
| full bandwidth mode (12000 series routers), 151   | interface controllers, 74                |
| functions   | hash buckets (Fast Cache), 50–51         |
| free, 24  | hash tables (Fast Cache), 50–51          |
| malloc, 24  | Head of Line blocking (HoLB), 152–153    |
|   | headers                                  |
|   | MDRR (Modified Deficit Round Robin), 192 |
| _   | particle buffering, 97                   |
| G .   | headroom, 199                            |
|   | heap (memory), 6, 12–13                  |
| Geeks images, 59                                  | hg character (show process command), 18  |
| Generic Traffic Shaping (GTS), 199                | high priorities, 16                      |
| Getbufs field (show process memory command), 29   | high queues (priority queuing), 173      |
| Glean (CEF adjacency tables), 62                  | hits field (show buffer command), 33     |
| global free queue (Cisco 7500 series router), 122 | HoLB (Head of Line blocking), 152–153    |

Maintenance Bus (MBUS), 154

MDRR (Modified Deficit Round Robin),

Holding field (show process memory command), 29

Host-route (CEF adjacency tables), 62

hot-swappable interface cards, 92

hop counts, bad, 144

55

switching fabric, 148–154

| I–J  | Internet backt                   |
|--|----------------------------------|
|  | Forwarding interrupts, 14        |
| I/O  | interrupt                        |
| busses   | -                                |
| 7200 series routers, 104                             | interrupt                        |
| packet switching, 41                                 | process s                        |
| controllers, 104                                     | processes                        |
| memory   | invalidating ca<br>Invoked field |
| Fast Cache, 48                                       |                                  |
| process switching, 43–47                             | Iomem (I/O m                     |
| memory pools, 12–13, 74                              | Iomem memo                       |
| packet switching. See packet switching               | IOS. See arch                    |
| pools, 104–106                                       | IP (Internet Pr                  |
| IData memory region, 9                               | headers,                         |
| IDBs (interface descriptor blocks), 38, 117          | prefixes,                        |
| idle CPU time, 23                                    | ip route-cache                   |
| Idle queue, 20                                       | ip routing con                   |
| idle state, 16                                       | ip_input proce                   |
| IEss memory region, 9                                | IPC Queue fie                    |
| ignore counter                                       | command),                        |
| 7500 series routers, 145                             | ISP Geeks im                     |
| MEMD, 121  | IText memory                     |
| packet switching, 80                                 |                                  |
| IGRP (Interior Gateway Routing Protocol), 45         |                                  |
| image filenames, 73                                  | 1/                               |
| in cache field (show buffers command), 76            | K                                |
| in free list field (show buffer command), 33         |                                  |
| Incomplete (CEF adjacency tables), 62                | K character (s                   |
| individual queue limit field (show interface fair    | kernel, 8, 20                    |
| command), 191  | memory                           |
| Init summary lines (show process memory              | allo                             |
| command), 30   | chui                             |
| input drop counters (Cisco 7500 series routers), 144 | men                              |
| input hold queue count, 129                          | proc                             |
| input keyword, 185                                   | regi                             |
| interactive voice traffic (Quality of Service), 169  | parsers,                         |
| interface descriptor blocks (IDBs), 38, 117          | preempti                         |
| interfaces   | schedule                         |
| 7000 series routers, 92–93                           | schedulir                        |
| 7500 series router, 117, 123                         | watchdog                         |
| device drivers, 38                                   | keywords                         |
| shared memory routers, 74                            | input, 18                        |
| Interior Gateway Routing Protocol (IGRP), 45         | output, 1                        |
|  |                                  |

interleaves field (show queueing command), 183

```
ekbone, CEF (Cisco Express
  (), 59
  handlers, 7
  throttling, 23
  switching, 43
  s, 14
  ache entries (Fast Cache), 54
  (show process command), 18
  nemory), 71–72
  ry region, 9
  itecture
  rotocol)
  192
  52-53
  flow command, 202
  nmand, 14
  ess, 14
  eld (show controller tofab queue
  159
  ages, 59
  region, 9, 73
```

```
K character (show process command), 18 kernel, 8, 20 memory manager, 24–31 allocation request failures, 30–31 chunk manager, 28 memory pool manager, 24–28 process utilization, 29–30 region manager, 24 parsers, 14 preemptive multitasking, 5 scheduler, 20–24 scheduling threads, 4–5 watchdog timers, 23–24 keywords input, 185 output, 185
```

| L character (show process command), 18 Largest output (show memory command), 13 LCs (Line Cards), 155–161 12000 series routers, 148 packet forwarding engines, 156–160 leaks, memory, 30–31 LLQ (Low Latency Queuing), 187–188 load sharing CEF (Cisco Express Forwarding), 63–64 counters, 44–45 Fast Cache packet switching, 55–56 process switching, 44–45  | memory pool manager, 24–28 process utilization, 29–30 region manager, 24 maps, memory, 10–11 mark weight field (show interface random command), 198 max active field (show queueing command), 183 max allowed field (show buffer command), 33 max available buffers field show interface fair command, 191 show interface random command, 198 max buffer data size field (show controller tofab queue command), 159 max cache size field (show buffers command), 76 |
|--|---|
| local free queue (Cisco 7500 series router MEMD), 122 local memory (shared memory routers), 71–72 Local memory region, 9, 11 Logger (show process command), 19 lookups, 47 Low Latency Queuing (LLQ), 187–188 low priorities, 17 low queues, 173 Lowest output (show memory command), 13   | Max Threshold field (show policy interface command), 187 max threshold field (show interface random command), 198 max total field (show queueing command), 183 maximum threshold, RED (random early detection), 196 maxrxcurr (Cisco 7500 series routers), 122 MBUS (Maintenance Bus), 154 MDRR (Modified Deficit Round Robin), 171, 191–195 media controllers, 74, 80 medium priorities, 17 medium queues, 173 MEMD (memory D), 91–92 7500 series routers, 118–122 |
| M character (show process command), 18 MAC (Media Access Control) headers, 43, 46–47 main memory     packet forwarding engines, 156–157     VIP (Versatile Interface Processor), 133 Maintenance Bus (MBUS), 154 malloc function, 24 management, resource, 6–7 managers     buffer pool manager, 31–32     memory manager, 24     allocation request failures, 30–31     chunk manager, 28     kernel, 24–31 | buffers, 118–122, 141–142 memory 7200 series routers, 104–106 7500 series routers, 123 12000 series routers, 148–149 AGS+ routers, 89 allocation request failures, 30–31 fragmentation, 25, 31 IOS management, 9 leaks, 30–31 memory pools, 12–13 operating systems, 6–7 packet forwarding engines, 156–160   |

| particle data blocks, 97                         | monitoring DWFQ (Distributed Weighted Fair          |
|--|---|
| process switching, 43–47                         | Queuing), 190–191                                   |
| regions, 9–12                                    | mtree (256-way multiway tree), 56-57                |
| shared memory routers, 69                        | mtrie tables, 60–61                                 |
| CPUs (central processing units), 70–71           | MTU sizes, 117–118                                  |
| DRAM (dynamic random access                      | Multibus, 87-89                                     |
| memory), 71–74                                   | Multiservice Interchange Connections, 100           |
| hardware architecture, 69–70                     | multitasking, 4, 13                                 |
| interface controllers, 74                        | non-preemptive, 16                                  |
| packet buffers, 75–78                            | preempting threads, 5–6                             |
| packet switching, 79–85                          | scheduling threads, 5                               |
| VIP (Versatile Interface Processor), 133         |   |
| memory manager, 24                               |   |
| allocation request failures, 30-31               |   |
| chunk manager, 28                                | N   |
| kernel, 24–31                                    |   |
| memory pool manager, 24-28                       | nesting memory regions, 9                           |
| process utilization, 29-30                       | Net background (show process command), 19           |
| region manager, 24                               | NetFlow, 201–202                                    |
| memory map, 10–11                                | exporting data, 204                                 |
| memory map unit (MMU), 6, 9                      | flow cache, 202–204                                 |
| memory paging, 9                                 | RBA (Router-Based Flow Aggregation Export),         |
| memory pools, 12–13                              | 205   |
| 7200 series routers, 104                         | network interfaces (device drivers), 38             |
| 7500 series router, 123                          | Network Processing Engine (NPE), 99–101,            |
| DRAM regions, 74                                 | 103–106   |
| particle buffering, 96, 98                       | new state, 15                                       |
| metrics (process switching), 44-45               | no buffer drops field (show interface random        |
| Middle buffers, 33                               | command), 198                                       |
| midplanes (7200 series routers), 100             | no ip routing command, 14                           |
| min field (show buffer command), 33              | no memory field (show buffer command), 34           |
| min threshold field (show interface random       | nobuffer drops field (show interface fair command), |
| command), 198                                    | 190   |
| minimum threshold, RED (random early detection), | nodes, NULL, 58                                     |
| 196  | non-preemptive multitasking, 16                     |
| misses field (show buffer command), 33           | normal pools (particle buffers), 98                 |
| misses, cache, 49                                | normal queues, priority queuing, 173                |
| MMU (memory map unit), 6, 9                      | NPE (Network Processing Engine), 99–101,            |
| modification stage, 15                           | 103–106   |
| Modified Deficit Round Robin (MDRR), 171,        | NULL nodes, 58                                      |
| 191–195  | •   |
| modular command-line interface (CLI), 184-186    |   |

headers, 97

management, 31-38

| operating systems, 3 CPUs (central processing units), 7 hardware abstraction, 4 IOS. See IOS memory management, 6–7 multitasking, 4, 13 non-preemptive, 16 preempting threads, 5–6 scheduling threads, 5 resource management, 4 optimum switching, 56–58 output show buffer command, 32–33 show buffers command, 35–38 show controller cbus command, 119–122 show diag command, 134 show ip cache optimum command, 58 show ip cache verbose command, 49–50 show memory command, 12–13, 26–27 show memory free command, 27–28 show process command, 17–19 show process cpu command, 22 show process memory command, 29–30 output drop counter, 129 7500 series routers, 145 packet switching, 84 output keyword, 185 | coalescing, 99 data blocks, 97 headers, 97 pools, 98 pools, 31–32 7500 series routers, 117–118 system buffers, 32–38 shared memory routers, 75 private buffer pools, 75–76 rings, 77–78 packet forwarding engines, 156–160 packet memory packet forwarding engines, 157–160 VIP (Versatile Interface Processor), 133 packet switching, 41–42, 65 7200 series routers, 106–111 7500 series, 123 receiving packets, 124, 127 switching packets, 126, 128–129 transmitting packets, 129, 131 12000 series routers engine 0 LC, 162–163 engine 1 LC, 162–163 engine 2 LC, 164–165 transmitting packets, 165–167 AGS+ router, 87–89 Cbus, 90 autonomous switching, 90 Fast Packet Memory, 91–92 CEF (Cisco Express Forwarding), 58–59 load sharing, 63–64 tables, 59–62 Fast Cache, 47–49 |
|---|--|
| packet buffering, 8 contiguous buffers, 95  | cache maintenance, 53–55<br>hash buckets, 50–51<br>hash tables, 50–51  |

hash tables, 50-51

| load sharing, 55–56                            | permanent buffers (packet buffer pools), 32                           |
|--|---|
| radix trees, 51–52                             | permanent field (show buffer command), 33                             |
| storing IP prefixes, 52–53                     | Per-minute jobs (show process command), 19                            |
| fast switching software, 8                     | Per-second jobs (show process command), 19                            |
| IOS design influence, 7–8                      | PID (process identifier) field  |
| optimum switching, 56–58                       | show process command, 18  |
| paths, 65                                      | show process memory command, 29                                       |
| process switching, 42–44                       | ping attacks (Cisco 7500 series routers), 144                         |
| load sharing, 44–45                            | Pkts In (Cisco 7500 series routers), 143                              |
| speed, 46–47                                   | Pkts Out (Cisco 7500 series routers), 143                             |
| shared memory routers                          | platform-dependent congestion management, 171                         |
| receiving packets, 79–80                       | platform-independent congestion management,                           |
| switching packets, 81–82                       | 171–172   |
| transmitting packets, 83–85                    | custom queuing, 175–178   |
| packet switching ASIC (PSA), 161               | LLQ (Low Latency Queuing), 187–188                                    |
| Packets Matched field (show policy interface   | priority queuing, 172–175   |
| command), 187                                  | WFQ (Weighted Fair Queuing), 178–179                                  |
| Packets output field (show interface fair      | CBWFQ (Class-Based WRQ), 184–187                                      |
| command), 190                                  | configuring, 182–183  |
| packets output field (show interface random    | Flow-Based WFQ, 179–182   |
| command), 198                                  | pool manager  |
| paging memory, 9                               | memory fragmentation, 31  |
| pak field (show controller command), 78        | show process command, 19  |
| parent-child relationships (memory regions), 9 | pools   |
| parsers, 14                                    | 7500 series router, 123   |
| particle buffering, 95–97                      | buffer pools, 75–76   |
| coalescing, 99                                 | memory pools, 12–13, 24–28  |
| data blocks, 97                                | particle buffering, 96-98   |
| *  |   |
| headers, 97                                    | port adapters   |
| pools, 98                                      | 7200 series routers, 99, 104 VIP (Versatile Interface Processor), 133 |
| particle data blocks, 97                       |   |
| particle header, 97                            | Pr field (show ip cache verbose flow command), 203                    |
| particles, 95                                  | preempting threads, 5   |
| PAs (port adapters)                            | preemptive multitasking operating systems, 5–6                        |
| 7200 series routers, 99, 104                   | Prefix aggregation, 205   |
| VIP (Versatile Interface Processor), 133       | priorities (processes), 13, 16–17                                     |
| paths  | priority queuing, 173–175   |
| packet switching, 65                           | priority run-to-completion model, 13                                  |
| process switching, 44                          | priority scheduling (threads), 5                                      |
| PC field (show process command), 18            | private buffer pools (shared memory routers), 75–76                   |
| PCI busses                                     | private particle pools, 98  |
| 7200 series routers, 99–100, 103               | Process field   |
| VIP (Versatile Interface Processor), 134       | show process command, 19  |
| PCI memory pool, 9, 12–13, 104, 106            | show process memory command, 30                                       |
| percent option (bandwidth command), 185        | process queues, 20–21   |

| processes, 4–5, 8, 13                          | MDRR (Modified Deficit Round Robin),           |
|--|--|
| ip_input, 14                                   | 191–195  |
| life cycle stages, 14–16                       | priority queuing, 172–175                      |
| memory utilization, 29–30                      | WFQ. See WFQ (Weighted Fair Queuing)           |
| output, 17–19                                  | GTS (Generic Traffic Shaping), 199             |
| priorities, 16–17                              | RSVP (Resource Reservation Protocol), 199      |
| process switching, 42–44                       | SPD (Selective Packet Discard), 198–199        |
| 7200 series routers, 106, 111                  | QoS Group-Based DWFQ (Distributed Weighted     |
| load sharing, 44–45                            | Fair Queuing), 189                             |
| particle buffers, 99                           | qsize field (show interface fair command), 191 |
| populating cache, 49                           | Qty field (show process command), 18           |
| speed, 46–47                                   | quarter bandwidth mode (12000 series routers   |
| scheduler, 20                                  | switching fabric), 152                         |
| processor memory pools, 12–13                  | queue average field (show interface random     |
| 7200 series routers, 104–105                   | command), 198                                  |
| 7500 series router, 123                        | queue-limit command, 185                       |
| DRAM regions, 74                               | queuing, 171–172                               |
| processors                                     | 7500 series router, 122                        |
| 7500 series, 116, 142–144                      | custom queuing, 175–178                        |
| AGS+ routers, 89                               | FIFO (First-In, First-Out), 170-171            |
| context switches, 5                            | LLQ (Low Latency Queuing), 187-188             |
| GRP (Gigabit Route Processor), 154–155         | MDRR (Modified Deficit Round Robin),           |
| interrupts, 7                                  | 191–195  |
| multitasking operating systems, 4-5            | MEMD (memory D), 92                            |
| preemptive multitasking operating systems, 5–6 | priority queuing, 172–175                      |
| shared memory routers, 70–71                   | scheduler, 20–21                               |
| utilization, 22–23                             | WFQ (Weighted Fair Queuing), 178–179           |
| VIP (Versatile Interface Processor), 133       | CBWFQ (Class-Based WRQ), 184–187               |
| Protocol Port aggregation, 205                 | configuring, 182–183                           |
| PSA (packet switching ASIC), 161               | DWFQ (Distributed WFQ), 188–191                |
| Public buffer pools, 33                        | Flow-Based WFQ, 179–182                        |
| public dynamic pools, 98                       |  |
| Punt (CEF adjacency tables), 62                |  |
|  |  |

# Q

QoS (Quality of Service), 169–171 CAR (Committed Access Rate), 199 congestion avoidance, 172, 195–198 congestion management, 171–172 custom queuing, 175–178 LLQ (Low Latency Queuing), 187–188

# R

RAM (random access memory), 104–106
random early detection (RED), 195–198
random-detect command, 185
Raw Queue field (show controller tofab queue command), 159
RBA (Router-Based Flow Aggregation Export), 205
RBM (Receive Buffer Manager), 161
rd character (show process command), 18

radix trees (Fast Cache), 51-52

| ready queues, 20–21  | packet switching, 161–167  |
|--|--|
| ready state, 16  | switching fabric, 148–154  |
| real-time applications, thread scheduling, 5               | AGS+ router, 87–89   |
| recarves field (show controller cbus command), 120         | recursive routing, 54  |
| Receive Buffer Manager (RBM), 161                          | shared memory routers, 69  |
| receive interrupt, process switching, 43                   | CPUs (central processing units), 70–71                               |
| Receive Packet Memory (packet forwarding engines), 158-159 | DRAM (dynamic random access memory), 71–74                           |
| receive queue limit (RQL), 92                              | hardware architecture, 69–70   |
| receive rings, 77–80                                       | interface controllers, 74  |
| receive side buffering, 141–142                            | packet buffers, 75–78  |
| receiving packets  | packet switching, 79–85  |
| 7200 series routers, 106–108                               | show memory routers, 74  |
| 7500 series routers, 124, 127, 135–137                     | RP (Route Processor) card, 92  |
| shared memory routers, 79–80                               | RQL (receive queue limit), 92  |
| recursive routing, 54                                      | RSP (Route Switch Processor), 115–123                                |
| RED (random early detection), 195–198                      | CPUs (central processing units), 116                                 |
| region manager, 24   | main memory, 123   |
| regions, memory, 9–12                                      | MEMD (memory D), 116–122   |
| requests (memory allocation), 30–31                        | receiving packets, 124, 127  |
| reservable-queue (fair-queue command), 182                 | switching packets, 124, 127  |
| resource management, 4–7                                   | transmitting packets, 120–129  |
| Resource Reservation Protocol (RSVP), 199                  | RSVP (Resource Reservation Protocol), 199                            |
| Retbufs field (show process memory command), 30            | run state, 16  |
| rings (shared memory routers), 77–80                       | runtime code (shared memory routers), 72–73                          |
| Route Processor (RP) card, 92                              | Runtime field (show process command), 18                             |
| Route Switch Processor. See RSP                            | run-to-completion priority scheduling (threads), 5                   |
|  |  |
| Router-Based Flow Aggregation Export (RBA), 205            | run-to-completion scheduling (threads), 4–5 rx-cos-slot command, 194 |
| routers<br>7000 series, 87, 92–93                          | rxcurr (Cisco 7500 series router), 122                               |
|  |  |
| 7200 series, 99–101  | rxhi (Cisco 7500 series router), 122                                 |
| hardware, 101–104  | rxlo (Cisco 7500 series router), 122                                 |
| memory, 104–106  |  |
| packet switching, 106–111                                  |  |
| 7500 series, 113   | C  |
| data buses, 114  | S  |
| routing loops, 144   |  |
| RSP (Route Switch Processor), 115–123                      | S character (show process command), 18                               |
| 12000 series (Gigabit Switch Router), 147                  | sa character (show process command), 18                              |
| GRP (Gigabit Route Processor), 154–155                     | Sched summary lines (show process memory                             |
| hardware, 147  | command), 30   |
| LCs (Line Cards), 155–161                                  | scheduler, 20–24   |
| Maintenance Bus (MBUS), 154                                | scheduling threads, 4–5  |
| MDRR (Modified Deficit Round Robin),                       | SDRAM, 104–106   |

191-195

SDRAM, 104-106

| SDRAM size field (show controller tofab queue                                     | show memory free command, 27–28                   |
|---|---|
| command), 159   | show memory summary command, 123                  |
| Selective Packet Discard (SPD), 198–199   | show policy interface command, 186                |
| self termination, 16  | show policy policy-map command, 186               |
| sequence numbers, 180   | show process command, 17–19                       |
| service-policy command, 185   | show process cpu command, 22–23, 142–143          |
| SFC (Switch Fabric Card), 150   | show process memory command, 29–30                |
| shared memory routers, 69, 74   | show queueing command, 182–183                    |
| CPUs (central processing units), 70–71  | show region command, 10, 71                       |
| DRAM (dynamic random access memory),  | show version command, 70–72, 115                  |
| 71–74   | si character (show process command), 18           |
| hardware architecture, 69–70  | size field (show queueing command), 183           |
| interface controllers, 74   | slots (7200 series routers), 100                  |
| packet buffers, 75  | slot-table-cos command, 194                       |
| private buffer pools, 75–76   | Small buffers, 33                                 |
| rings, 77–78  | software infrastructure, 3                        |
| packet switching  | Source Prefix aggregation, 205                    |
| receiving packets, 79–80  | SP (Switch Processor) card, 92                    |
| switching packets, 81–82  | sp character (show process command), 18           |
| transmitting packets, 83–85   | SPD (Selective Packet Discard), 198–199           |
| sharing traffic loads   | speed   |
| CEF (Cisco Express Forwarding), 63–64   | CEF (Cisco Express Forwarding), 58–59             |
| Fast Cache packet switching, 55–56  | load sharing, 63–64                               |
| process switching, 44–45  | tables, 59, 61–62                                 |
| show adjacency command, 62  | Fast Cache, 47–49                                 |
| show adjacency command, 143   | cache maintenance, 53–55                          |
| show buffer command, 32–33  | hash buckets, 50–51                               |
| show buffers command, 35–38, 75, 98   | hash tables, 50–51                                |
|   | ,   |
| show controller cbus command, 119–122, 145 show controller command, 77            | load sharing, 55–56<br>radix trees, 51–52         |
| show controller fia command, 150  | storing IP prefixes, 52–53                        |
| •   |   |
| show controller frfab queue command, 160 show controller tofab queue command, 158 | optimum switching, 56–58 process switching, 46–47 |
|   | SRAM  |
| show controller vip accumulator command, 141                                      |   |
| show diag command, 134, 157<br>show interface command, 144–145                    | 7200 series routers, 104–106                      |
| show interface command, 144–145<br>show interface random command, 197             | DWFQ (Distributed Weighted Fair                   |
| •   | Queuing), 191                                     |
| show interface stat command, 143–144  | st character (show process command), 18           |
| show ip cache optimum command, 58   | Stacks field (show process command), 19           |
| show ip cache verbose command, 49–50  | stages (processes), 15–16                         |
| show ip cache verbose flow command, 203–204                                       | Start addresses (memory regions), 10              |
| show in cert summary command, 59  | static packet buffer pools, 32                    |
| show ip route command, 45   | strict priority mode, MDRR (Modified Deficit      |
| show ip spd command, 199  | Round Robin), 192                                 |
| show ip traffic command, 144  | subregions, memory, 9–12                          |
| show memory command, 12–13, 26–27, 31, 74   |   |

| summary lines (show process memory command), 30  | T   |
|--|---|
| swapping memory, 9                               | . 11  |
| Switch Fabric Card (SFC), 150                    | tables  |
| Switch Processor (SP) card, 92                   | CEF (Cisco Express Forwarding), 59–62           |
| switches   | hash tables (Fast Cache), 50–51                 |
| 7200 series routers, 100                         | tail drops field                                |
| context switches, 5                              | show policy interface command, 187              |
| switching fabric (12000 series routers), 148–150 | show queueing command, 183                      |
| bandwidth, 151–152                               | TBM (Transmit Buffer Manager), 161              |
| cells, 154                                       | TDM (time division multiplexing), 100, 104      |
| HoLB (Head of Line blocking), 152–153            | terminal sessions (Quality of Service), 169     |
| virtual output queues, 153                       | termination stage, 16                           |
| switching packets, 41–42, 65                     | thrashing, cache, 49                            |
| 7200 series routers, 106–111                     | threads, 4–5                                    |
| 7500 series routers, 123, 126–129                | processes, 13                                   |
| receiving packets, 124, 127                      | life cycle stages, 14–16                        |
| switching packets, 126, 128–129                  | output, 17–19                                   |
| transmitting packets, 129, 131                   | priorities, 16–17                               |
| VIP (Versatile Interface Processor),             | scheduling, 5                                   |
| 137–138  | threshold                                       |
| AGS+ router, 87–89                               | RED (random early detection), 196               |
| Cbus, 90   | show interface random command, 198              |
| autonomous switching, 90                         | show queueing command, 183                      |
| Fast Packet Memory, 91–92                        | throttling, interrupt, 23                       |
| CEF (Cisco Express Forwarding), 58–59            | time division multiplexing (TDM), 100, 104      |
| load sharing, 63–64                              | timers  |
| tables, 59–62                                    | preemptive multitasking, 5                      |
| Fast Cache, 47–49                                | watchdog timers, 23–24                          |
| cache maintenance, 53–55                         | ToFab Queues field (show controller tofab queue |
| hash buckets, 50–51                              | command), 159                                   |
| hash tables, 50–51                               | ToFab SDRAM, 158                                |
| load sharing, 55–56                              | TOS field (show ip cache verbose flow           |
| radix trees, 51–52                               | command), 203                                   |
| storing IP prefixes, 52–53                       | ToS-Based DWFQ (Distributed Weighted Fair       |
| fast switching software, 8                       | Queuing), 182, 189                              |
| IOS design influence, 7–8                        | total field (show buffer command), 33           |
|  | Total output (show memory command), 13          |
| optimum switching, 56–58                         | TQL (transmit queue limit), 92                  |
| paths, 65  | traffic   |
| process switching, 42–44                         | load sharing (process switching), 44-45         |
| load sharing, 44–45                              | NetFlow, 201–202                                |
| particle buffers, 99                             | exporting data, 204                             |
| speed, 46–47                                     | flow cache, 202–204                             |
| shared memory routers, 81–82                     | RBA (Router-Based Flow Aggregation              |
| synchronization, global, 195–196                 | Export), 205                                    |
| system buffers, 31–38                            | - · · · · · · · · · · · · · · · · · · ·         |

Transmit Buffer Manager (TBM), 161 Transmit Packet Memory, 160 transmit queue (Cisco 7500 series router), 122 transmit queue limit (TQL), 92 transmit queue pointers, 122 transmit rings congestion management, 172 shared memory routers, 77-78 transmitting packets 7200 series routers, 109-111 7500 series routers, 129, 131, 138-140 12000 series routers, 165-167 shared memory routers, 83-85 trees, radix, 51-52 trims field (show buffer command), 34 troubleshooting (Cisco 7500 series routers), 142 CPUs (central processing units), 142–144 ignore counters, 145 input drop counter, 144 output drop counters, 145 TTY background (show process command), 19 TTY field show process command, 19 show process memory command, 29 txlimit (Cisco 7500 series router), 122 txq (Cisco 7500 series router), 122 type of service (ToS), 182, 189

## U

UDP datagrams, exporting flow data, 204 unequal cost paths, 45 unused field (show controller cbus command), 120 uSecs field (show process command), 19 Used output (show memory command), 13

# V

video (Quality of Service), 169
VIP (Versatile Interface Processor), 131–134
distributed switching, 135–140
models, 134–135
receive side buffering, 141–142
virtual address space, 9
virtual memory, 6–7
virtual output queues, 153
voice traffic (Quality of Service), 169
VXR midplanes, 100

# W-Z

watchdog timers, 23–24
we character (show process command), 18
weight field (show queueing command), 183
WFQ (Weighted Fair Queuing), 178–179
CBWFQ (Class-Based WRQ), 184–187
configuring, 182–183
DWFQ (Distributed WFQ), 188–191
Flow-Based WFQ, 179–182
wfq drops field (show interface fair command), 190
WRED (weighted random early detection), 195–198
wred drops field (show interface random command), 198

X character (show process command), 18 xx character (show process command), 18