


Power Integrity for I/O Interfaces:

With Signal Integrity/Power Integrity Co-Design



Foreword by Joungho Kim

Vishram S. Pandit • Woong Hwan Ryu • Myoung Joon Choi

Prentice Hall Modern Semiconductor Design Series Prentice Hall Signal Integrity Library

POWER INTEGRITY FOR I/O INTERFACES

With Signal Integrity/
Power Integrity Co-Design

Vishram S. Pandit Woong Hwan Ryu Myoung Joon Choi



Upper Saddle River, NJ • Boston • Indianapolis • San Francisco New York • Toronto • Montreal • London • Munich • Paris • Madrid Capetown • Sydney • Tokyo • Singapore • Mexico City Many of the designations used by manufacturers and sellers to distinguish their products are claimed as trademarks. Where those designations appear in this book, and the publisher was aware of a trademark claim, the designations have been printed with initial capital letters or in all capitals.

The authors and publisher have taken care in the preparation of this book, but make no expressed or implied warranty of any kind and assume no responsibility for errors or omissions. No liability is assumed for incidental or consequential damages in connection with or arising out of the use of the information or programs contained herein.

The publisher offers excellent discounts on this book when ordered in quantity for bulk purchases or special sales, which may include electronic versions and/or custom covers and content particular to your business, training goals, marketing focus, and branding interests. For more information, please contact:

U.S. Corporate and Government Sales (800) 382-3419 corpsales@pearsontechgroup.com

For sales outside the United States, please contact:

International Sales international@pearson.com

Visit us on the Web: informit.com/ph

Library of Congress Cataloging-in-Publication Data:

Pandit, Vishram S. (Vishram Shriram)

Power integrity for I/O interfaces: with signal integrity/power integrity co-design / Vishram S. Pandit, Woong Hwan Ryu, Myoung Joon Choi.

p. cm.

Includes bibliographical references.

ISBN 978-0-13-701119-3 (hardback : alk. paper) 1. Interface circuits—Design and construction. 2. Computer interfaces—Power supply. 3. Signal integrity (Electronics)

4. Power electronics. I. Ryu, Woong Hwan, 1971- II. Choi, Myoung Joon, 1973- III. Title. TK7868.I58P36 2011

621.3815--dc22

2010030786

Copyright © 2011 Pearson Education, Inc.

All rights reserved. Printed in the United States of America. This publication is protected by copyright, and permission must be obtained from the publisher prior to any prohibited reproduction, storage in a retrieval system, or transmission in any form or by any means, electronic, mechanical, photocopying, recording, or likewise. For information regarding permissions, write to:

Pearson Education, Inc Rights and Contracts Department 501 Boylston Street, Suite 900 Boston, MA 02116 Fax (617) 671 3447

ISBN-13: 978-0-137-01119-3 ISBN-10: 0-137-01119-9

Text printed in the United States on recycled paper at Courier in Westford, Massachusetts. First printing October 2010

Editor-in-Chief

Mark Taub

Acquisitions Editor

Bernard Goodwin

Managing Editor

Kristy Hart

Project Editor

Lori Lyons

Copy Editor

Apostrophe Editing Services

Senior Indexer Cheryl Lenser

•

Proofreader

Sheri Cain

Technical Reviewers

Jory McKinley Eric Bogatin

Steve Weir

Moises Cases

Publishing Coordinator

Michelle Housley

Cover Designer

Anne Jones

Compositor

Robert Mauhar

Graphics

Laura Robbins

CONTENTS

	roreword	XIII		
1	XV			
A	xix			
A	About the Authors			
Chapte	er 1 Introduction	1		
1.1	Digital Electronic System	1		
1.2	I/O Signaling Standards	2		
	1.2.1 Single-Ended and Differential Signaling	3		
1.3	Power and Signal Distribution Network	5		
1.4	Signal and Power Integrity	6		
1.5	Power Noise to Signal Coupling	8		
	1.5.1 SSO	9		
	1.5.2 Chip-Level SSO Coupling	9		
	1.5.3 Interconnect Level SSO Coupling	10		
1.6	Concurrent Design Methodology	12		
	References	13		
Chapte	er 2 I/O Interfaces	15		
2.1	Single-Ended Drivers and Receivers	15		
	2.1.1 Open Drain Drivers	16		
	2.1.2 Push-Pull Driver and Receiver	17		
	2.1.3 Termination Schemes for a Single-Ended System	18		

vi Contents

	2.1.4	Current Profiles in a Push-Pull Driver	18
		2.1.4.1 Push-Pull Driver with CTT	19
		2.1.4.2 Push-Pull Driver with Power Termination	22
	2.1.5	Noise for Push-Pull Driver	25
2.2	Differ	rential Drivers and Receivers	26
	2.2.1	Termination Schemes for Differential System	28
	2.2.2	Current Profiles in Half Differential Driver	30
	2.2.3	Noise for Half Differential Driver	32
2.3	Prior	Stages of I/O Interface	34
	Refer	ences	35
Chapt	ter 3	Electromagnetic Effects	37
3.1	Electr	omagnetic Effects on Signal/Power Integrity	37
3.2	Electr	romagnetic Theory	39
	3.2.1	Maxwell's Equations	40
3.3	Trans	mission Line Theory	46
3.4	Interc	onnection Network Parameters: Z,Y,S and ABCD	55
	3.4.1	Impedance Matrix [Z]	56
	3.4.2	Admittance Matrix [Y]	57
	3.4.3	The Scattering Matrix [S]	57
	3.4.4	The Scattering Matrix [S] with Arbitrary Loads	59
	3.4.5	Relation Between Scattering Matrix [S] and Y/Z/ABCD Matrix	61
3.5	LTI S	ystem	64
	3.5.1	Reciprocal Network	64
	3.5.2	Parameter Conversion Singularity	64
	3.5.3	Stability	65
	3.5.4	Passivity	65
	3.5.5	Causality	67
	Refer	ences	67
Chapt	ter 4	System Interconnects	69
4.1	PCB 7	Technology	69
4.2	Packa	ge Types	70
4.3	Power	r Distribution Network	73
	4.3.1	PCB PDN	73
		4.3.1.1 Power Supply	74
		4.3.1.2 DC/DC Converter	75
		4.3.1.3 PCB Capacitors	76

Contents vii

		4.3.1.4	PCB Power/Ground Planes	81
		4.3.1.5	Impact of Vias	87
		4.3.1.6	Stitching Domains Together	90
	4.3.2	Package	Power Distribution Network	92
	4.3.3	On-Chip	Power Network	93
		4.3.3.1	Intentional Capacitors	94
		4.3.3.2	Unintentional Capacitors	96
4.4	Signal	Distribut	ion Network	97
	4.4.1	PCB/Pa	ckage Physical Signal Routing	97
		4.4.1.1	Microstrip Line	97
		4.4.1.2	Stripline	100
		4.4.1.3	Co-Planar Waveguide	101
		4.4.1.4	Coupled Lines	102
	4.4.2	Package	Signal Distribution Network	107
	4.4.3	PCB/Pac	ckage Material Properties	108
		4.4.3.1	Electrical Properties of Metal	108
		4.4.3.2	Electrical Properties of Dielectrics	110
		4.4.3.3	Frequency-Dependent Parameters of Microstrip Line	111
	4.4.4	On-Chip	Signal Network	112
4.5	Interac	ction Betw	veen Interconnect Systems	115
	4.5.1	Reference	ce, Ground, and Return Paths	116
	4.5.2	Reference	eing: Single-Ended and Differential Signaling	116
	4.5.3	Power to	Signal Coupling	118
4.6	Mode	ing Tools	for the PDN and Signal Networks	119
	Refere	ences		122
Chapte	er 5]	Freque	ency Domain Analysis	127
5.1	Signal	Spectrum	1	128
	5.1.1	Fourier 7	Fransform Interpretation	132
	5.1.2	Importar	nt Properties of the Fourier Transform	134
		5.1.2.1	Interpreting and Using Frequency Domain Representations of Waveforms	134
		5.1.2.2	Key Properties of Fourier Transforms (of Interest in SI)	134
		5.1.2.3	Fourier Transform Examples and Interpretation	135
		5.1.2.4	Trapezoidal Pulse Fourier Transform Tool	138
	5.1.3	FFT of F	Power Noise	141
	5.1.4	Convolu	tion and Filtering	142

viii Contents

5.2	Signal	and Pow	er Integrity Applications	143
	5.2.1	S-Param	neters with Global and Local Ground	145
5.3	Power Distribution Network Design in Frequency Domain			
	5.3.1	Impedar	nce Response Z ₁₁	148
	5.3.2	Impedar	nce Targets for I/O Interface	150
		5.3.2.1	Single-Ended Driver	151
		5.3.2.2	Differential Driver	152
		5.3.2.3	Prior Stages	152
	5.3.3	PDN De	esign Example	153
		5.3.3.1	Package and PCB PDN	154
		5.3.3.2	PDN Co-Design: PCB, Package and Chip	155
	5.3.4	On-Chip	Power Delivery: Modeling and Characterization	158
		5.3.4.1	Test Vehicle for On-Chip PDN	159
		5.3.4.2	2D TLM Empirical On-Chip PD Modeling Method	161
		5.3.4.3	On-Chip Capacitor Model Extraction	162
		5.3.4.4	Modeling and Correlation for On-Chip PDN of the I/O Interface	163
		5.3.4.5	EM Modeling of On-Chip PDN	165
	5.3.5		n Loss and Voltage Transfer Function	166
			Frequency Domain	168
			o-Signal Coupling	170
5.4			Design in Frequency Domain	171
	_		cy Domain Optimization	172
	5.4.2	Simulati	ion and Correlation of Signal Network	174
	5.4.3	Case Stu	udy: Crosstalk Amplification by Resonance	175
		5.4.3.1	Model Correlation	177
		5.4.3.2	Self-Impedance and Insertion Loss for the Entire Channel	180
		5.4.3.3	Voltage Transfer Function for the Victim Bit	181
		5.4.3.4	Far-End Crosstalk	182
		5.4.3.5	Self-Impedance and Transfer Impedance with	
			Different Enablers	183
	5.4.4	Differen	ntial Signaling in Frequency Domain	184
	Refere	ences		190
Chapte	er 6	Гime I	Domain Analysis	193
6.1	Time	Domain N	Modeling and Simulation	193
	6.1.1	Transier	nt Simulations	195

Contents


	6.1.2	Buffer N	Modeling	196
		6.1.2.1	IBIS and VCR Models	196
6.2	Simul	ation for (Optimization	198
	6.2.1	Power I	Delivery Time Domain Specification	198
	6.2.2	Control	lable Design Variables for Optimization	200
		6.2.2.1	Geometry and Material	201
		6.2.2.2	Passive Components on PCB and Package	203
		6.2.2.3	On-Chip Design Variables	203
6.3	PDN 1	Noise Sin	nulations	204
	6.3.1	VR Tole	erance and IR Drop	204
	6.3.2	AC Noi	se Analysis	207
		6.3.2.1	Supply Droop and Resonance	207
	6.3.3	Internal	Circuits	209
	6.3.4	Final St	age Circuits	210
	6.3.5	Single-H	Ended Systems	212
		6.3.5.1	Correlation with Measurements	214
		6.3.5.2	Noise Measurements at the Receiver	215
	6.3.6	Differer	ntial Systems	217
	6.3.7	Logic S	tage	220
6.4	Jitter 1	Impact for	r Time Domain Analysis	221
	6.4.1	Jitter Im	npact Due to PDN Noise	222
	6.4.2	Jitter Du	ue to the SSO	223
		6.4.2.1	Single-Ended System	223
		6.4.2.2	Differential System	228
	Refere	ences		231
Chapte	er 7 \$	Signal	Power Integrity Interactions	233
7.1	Backg	ground		234
7.2	Root (Cause An	alysis	236
7.3	SSO	Coupling 1	Mechanism	238
7.4	Case S	Study I: D	DDR2 800 Control Signal	241
	7.4.1	Noise S	ource	243
	7.4.2	Couplin	g Mechanism	244
	7.4.3	Resonar	nt Structure on Control Networks	245
	7.4.4	Propose	ed Solutions	247
7.5			DDR2 667 Vref Bus	248
	7.5.1	Noise S	ource	249
	7.5.2	Couplin	g Mechanism	249

x Contents

	7.5.3	Resonan	ce Structure	250
	7.5.4	Proposed	d Solutions	252
7.6	Refere	encing/Stit	tching/Decoupling Effects–Single-Ended Interface	258
7.7	Stitch	ing Effects	s—Differential Interface	263
	7.7.1	VNA Me	easurement Results	271
	7.7.2	Modelin	g and Measurement Correlations	273
	7.7.3	System-l	Level Impact Evaluation	274
7.8	EMI 7	rade-Off		276
	7.8.1	Power Is	slands Radiation	276
	Refere	ences		282
Chapte	er 8 \$	Signal/	Power Integrity Co-Analysis	285
8.1	Identi	fying Con	trollable Parameters	286
8.2	SI-PI	Modeling	and Simulation	288
	8.2.1	Modelin	g SI-PI Compatible Buffers	288
	8.2.2	Modelin	g On-Chip Passive Components	290
	8.2.3	Modelin	g Off-Chip Passive Components	291
	8.2.4	Model C	heck and Integration	291
	8.2.5	Construc	ction of SI-PI Co-Simulation	292
	8.2.6	PDN Re	sonance Excitation of Driver Bit Pattern	292
	8.2.7	Worst-C	ase Eye	294
	8.2.8	Running	SI-PI Co-Simulation	296
		8.2.8.1	ISI and Minimal ISI	297
		8.2.8.2	ISI and SSO	298
		8.2.8.3	ISI and Crosstalk	299
		8.2.8.4	ISI, SSO, and Crosstalk	299
8.3	SI-PI	Co-Analys	sis	301
	8.3.1	Time Do	omain Analysis	301
		8.3.1.1	Optimization Using Sweep Parameters and Noise	
			Decomposition	302
		8.3.1.2	Simple Comparison of Eye	305
	8.3.2	Eye Diag	gram Analysis	308
	8.3.3	Linear Ir	nteraction Indicator	309
		8.3.3.1	Single-Ended Signaling SI-PI Performance and Linearity	315
		8.3.3.2	Differential Signaling SI-PI Performance and Linearity	317
		8.3.3.3	SI-PI Linear Interaction Indicator	319
8.4	SI-PI	Co-Simula	ation and Co-Analysis Flow: Summary	321
	References			322

Contents xi

Chapte	r 9 I	Measu	rement Techniques	325
9.1	Freque	ency Don	nain Characterization	325
	9.1.1	Vector I	Network Analyzer (VNA)	326
	9.1.2	Smith C	Chart	327
	9.1.3	Low-Im	pedance VNA Measurement for Power Delivery Network	329
	9.1.4	On-Chip	p Characterization	335
		9.1.4.1	On-Chip Interconnect 2D Modeling and Correlation	338
		9.1.4.2	On-Chip Interconnection Line Performance Versus Different Structures	345
		01/3	On-Chip PDN Characterization	349
	9.1.5		pacitance Characterization	350
	9.1.3	-	Lower- and Upper-Frequency Limit	350
		9.1.5.2	De-Embedding Method	351
	9.1.6		Delivery-to-Signal Coupling Measurement	353
9.2			cuit Model Extraction	355
7.2	9.2.1		r an Equivalent Circuit Model	355
	7.2.1	9.2.1.1	Validation Purpose	355
		9.2.1.2	•	356
	9.2.2		on Methodology	357
	7.2.2		Numerical Error	358
	9.2.3		on Examples	358
	J. 2. 3		Receiver Model for SI	358
		9.2.3.2	PDN Model	360
			Topology Identification	360
	9.2.4		on to Multiport Measurement	361
9.3	Time 1		Characterization	361
	9.3.1		omain Reflectometry (TDR)	361
			Development of 9ps TDR Measurement Setup	363
			Package Validation Using TDR	365
		9.3.1.3	Differential TDR and TDT	371
	9.3.2		oise Measurement	372
	9.3.3	SSO Co	oupling Measurement in Time Domain	376
	9.3.4		easurement	379
	Refere	ences		380
Iı	ndex			383



FOREWORD

With recent advancement of the semiconductor technology, microprocessors and System-On-Chip (SoC) products are taking advantage of cheaper production cost and the extended Moore's law. This has reinvigorated more widespread use of personal computing devices and consumer electronics devices. Most of these recent electronics systems are getting faster, smaller, and, are operating at lower power. In addition, the design cycle for products is getting shorter, putting more pressure on efficient design capability while the robust operation of devices is a definite requirement. The issues arising from these trends range from physical design, electromagnetic compatibility, electromagnetic interference, to thermal and power consumption reduction. The designers of the cutting-edge products try to manage all of these problems together while keeping the overall price down as much as possible. Too much over-design tends to make the system lose competitive edge, and under-design apparently makes the system lose its robustness.

Digital design portion of the semiconductor circuit design has advanced significantly since the advent of the transistor CAD design tools. However, for high-speed Input/Output (IO) interfaces, the digital signals pass through power and signal distribution networks, and analog effects become important. The advances in the analog signaling techniques—or more specifically, the advances in the signal and power integrity assurance techniques—had been relatively slow compared with digital design techniques. Electromagnetic effects occurring in the systems were not reflected very accurately in the earlier digital systems. With increase in operating frequencies, it became necessary to consider the transmission line and

xiv Foreword

electromagnetic effects for signal quality and timing analysis. Availability of more accurate, faster, and more user-friendly electromagnetic simulation tools facilitated the signal integrity analysis.

Power integrity has been catching up with signal integrity in terms of tools, methodologies, and standardized techniques. The initial development of the power integrity techniques in the last decade focused largely on designing for low impedance power distribution networks. Commercial electromagnetic tools to model power networks started to come in the market in late 1990s. With the increase of system speeds and decrease in operating voltages, it was required to design the power network to meet tighter noise tolerances. Simultaneously Switching Output (SSO) noise has become a major noise source, and its analysis and mitigation techniques have been developed. It is necessary to predict the effect of power noise on the receiver jitter. For today's I/O interfaces, operating at multi-Gbps data rates, voltage and timing margins are influenced by the Power Distribution Network (PDN) designs. This book describes a systematic comprehensive methodology for analyzing power integrity, and its impact on the I/O interface performance.

The signal and power integrity is moving faster toward the cheaper and more efficient solution, until the cost of the interference reduction or improved integrity adds up to competitive level. Whatever the means of signal transfer solutions are, the signal and power integrity analysis has been and will dictate significant portion of the system design. With increased system complexity and demand for the low-cost designs, it will become more and more important to analyze power/signal integrity concurrently.

Joungho Kim KAIST (Korea Advanced Institute of Science and Technology) Terahertz Interconnection and Package Laboratory

PREFACE

Power Integrity is becoming increasingly important in today's high-speed digital I/O systems. The cover of this book gives a high-level summary of its system impact. It shows an electronic system with a Printed Circut Board (PCB), a daughter card, and their layer stackup. A driver chip is mounted on the PCB and a receiver chip is mounted on the daughter card. The expanded view of the power grid of the driver chip is also shown. The receiver jitter impact is due to Power Delivery (PD) to signal coupling, and there are different coupling mechanisms. Self impedance response of the PDN at the driver chip shows a resonance in the mid-frequency range. The PD to signal coupling response at the driver chip follows the PDN self impedance response. The jitter at the receiver follows a similar signature at those frequencies when the transmission line effect is negligible. The PD to signal coupling at the package to PCB interface increases as the frequency goes higher. The channel response shows resonances at high frequencies, due to impedance discontinuities. The power to signal coupling noise can get amplified due to the channel effects and resonances. This, in turn, gets translated into jitter at the receiver at high frequencies. Referencing scheme, such as dual referencing, also causes the PD to signal coupling.

Intended audience for this book is Signal Integrity (SI) and Power Integrity (PI) Engineers (On-chip, package, and PCB designers). It can also be used by graduate students who want to pursue careers in these fields. Overall discussion level is beginner to intermediate; however, some advanced topics are also discussed. There may be different designers working on specific components, such as

xvi Preface

on-chip or package or PCB. However, this book presents power integrity design techniques along with power-to-signal coupling mechanisms at various stages in the system, such as chip level coupling and interconnect level coupling. This will give the component SI or PI engineers a perspective of system level impact of power integrity, and enable them to proactively design the system to avoid possible problem areas and also to identify the root-cause, in case of any system problems.

Chapter 1, "Introduction," describes digital electronic systems and gives a high-level overview of the PDN and signal network. It describes signal and power integrity effects on system performance and highlights power noise to signal coupling mechanisms. Finally, it addresses the need for concurrent SI/PI design methodology.

Chapter 2, "I/O Interfaces," describes basic Input Output interfaces. The currents in power node generate noise that is basis of power integrity effects for I/O interfaces. This chapter addresses details of single-ended and differential drivers and receivers. Single-ended and differential interfaces produce different current profiles in the PDN, and their dependency on the bit pattern is also different. The PDN current flows are demonstrated with corresponding noise.

Chapter 3, "Electromagnetic Effects," discusses the electromagnetic (EM) theory and how it is important in signal integrity, power integrity and ElectroMagnetic Interference (EMI) analysis. It begins with basic Maxwell's equations, and addresses transmission line theory and interconnect network parameters (Z, Y, S). It also describes Linear Time Invariant (LTI) systems and their properties.

Chapter 4, "System Interconnects," addresses the entire path for power and signal propagation, including the chip, package, and PCB. It gives an overview of the PCB technology and different package types. In the PDN section it describes PCB PDN components (DC/DC converter, PCB capacitors, PCB planes, vias, and so forth), package PDN, and on-chip PDN components (intentional/unintentional capacitors, and power-grid). In the signal network section, it describes PCB signal propagation with microstrip, stripline, and coupled line. It also addresses the package and on-chip signal networks. Then, it states the coupling mechanism from the PDN to signal network. Finally, it addresses modeling tools for the PDN and signal networks.

Chapter 5, "Frequency Domain Analysis," begins with Fourier transform and its properties. It lists the key frequency domain design parameters for signal integrity and power integrity applications. It then addresses frequency domain PDN design with Z_{11} impedance target. It utilizes chip, package, and PCB co-design

Preface xvii

approach for the PDN design. Some important frequency domain concepts in the PDN design, such as voltage transfer function, SSO in frequency domain, and power to signal coupling, are illustrated. The next section describes the frequency domain signal network analysis and its correlation. A case study for "crosstalk amplification by resonance" is discussed in detail. The signal network analysis is performed with the PDN and on-chip parameters (on-die termination, pad capacitor, and so on) taken into account. Differential signaling parameters in frequency domain are also presented.

Chapter 6, "Time Domain Analysis," begins with describing the necessary components for the time domain simulations. It addresses various kinds of buffer models used in signal integrity and power integrity analysis. Next, it describes the time domain PDN specifications, and simulation flow to achieve the specifications. Different examples of single ended drivers and differential drivers are presented for AC noise analysis. Next, the concept of chip level driver noise coupling on the signal is discussed. It shows examples of the jitter analysis due to the PDN noise, for single ended and differential interfaces.

Chapter 7, "Signal/Power Integrity Interactions," is devoted to unintended interactions between power/ground and signals, which has become an important consideration for optimizing high-bandwidth I/O signaling scheme. Power noise coupling can be amplified through channel resonance. It describes the power noise amplification mechanism that is due to a combination of three factors: SSO generation, power to signal coupling, and signal channel resonance. Then two case studies are demonstrated: DDR2-800 control bus resonance problem and DDR2-667 Vref bus noise issue. Next, it describes the referencing/stitching/and decoupling effects for single ended and differential interfaces.

Chapter 8, "Signal/Power Integrity Co-Analysis," addresses the eye-margin analysis with SI-PI co-simulations. It describes the basic elements for the co-simulations: buffer models, 3D EM models for package and PCB, on-chip PDN models, and so on. The simulation deck is constructed and the worst case pattern is identified. Full-time domain simulations are performed with ISI, crosstalk, and SSO analysis; and response decomposition techniques are illustrated. The linear interaction indicator between power and signal is defined and evaluated for single ended and differential interfaces.

Chapter 9, "Measurement Techniques," covers the frequency domain and time domain measurement techniques for validating signal/power integrity, in highspeed I/O signaling. The theory and some applications of the enhanced 2-port xviii Preface

VNA technique for low impedance power delivery network characterization are discussed in the first part of this chapter. It also describes the on-chip interconnect and pad capacitance characterization techniques. In addition, it presents S-parameter measurement-based extraction methods to obtain the high-frequency SPICE model, with microwave network analysis and parametric optimization. Next, it describes the time domain characterization techniques. It includes Time Domain Reflectometry (TDR) measurement, PDN noise measurement, SSO coupling measurement, and jitter measurement.

Introduction

In a digital electronic system, when high-speed signals pass through the interconnect network, different unwanted effects such as Inter Symbol Interference (ISI) and crosstalk are produced that degrade the signal integrity. Power integrity is related to noise in the Power Distribution Network (PDN). Various techniques have been developed to model and design the PDN and analyze the noise impact [1, 2]. Simultaneously Switching Output (SSO) noise is produced when charging/discharging currents from the multiple buffers go through the PDN. This noise affects the circuit response and produces timing skews and delays. The power noise is coupled to signals at the chip level and at the interconnect level. It is becoming increasingly essential to determine not only the PDN noise, but also the margin degradation due to the noise coupling to signals. Due to ISI, crosstalk, SSO, and combinations thereof, the signal quality and timing margin becomes degraded at the receiver. System designers need to consider a concurrent design methodology to evaluate power integrity and its effects on signal integrity.

1.1 Digital Electronic System

The digital electronic system comprises a processing unit and an I/O controller unit. Different types of data flow from one part of the system to others in digital format, on different buses. Internal buses communicate within the different components of the system, and external buses communicate with the external devices. Various networking devices communicate with the digital electronic system with different protocols and standards. The I/O controller unit manages various types

1

2 Chapter 1 • Introduction




Figure 1.1 Input output interface

of input and output data on the buses and networking devices. The processing unit and the I/O controller unit are on different integrated circuits or chips in a conventional personal computer system, whereas they are on the same chip in a System-on-chip— (SoC) based platform. The I/O controller unit has several I/O interfaces that communicate with different I/Os. Figure 1.1 shows the block diagram of a typical I/O interface in a digital system.

A typical I/O interface has a logic block, clocking scheme, transmitter block, and receiver block. The logic block consists of digital circuits that communicate with the processing unit. The clocking is based on individual interface architecture and provides clocking for transmitter and receiver blocks. It can include Phase Locked Loops (PLLs) or Delay Lock Loops (DLLs). There are two types of I/O interfaces: a single-ended interface and a differential interface. The transmitter unit has high-speed digital circuits and a final stage driver unit. Transmitter high-speed digital circuits can include a predriver, equalizer, multiplexer, and parallel-to-serial converter, and so on, depending on the architecture and interface type. Similarly, the receiver block has high-speed digital circuits and a final stage receiver unit. Receiver high-speed digital circuits can include a sampling amplifier, serial-to-parallel converter, and so on, depending on the interface type and architecture. Single-ended and differential interfaces have different types of drivers, receivers, and high-speed digital circuits.

1.2 I/O Signaling Standards

Examples of the logic families include Transistor Transistor Logic (TTL), Complementary Metal Oxide Semiconductor Logic (CMOS), Emitter Coupled Logic (ECL), and Bipolar Complementary Metal Oxide Semiconductor Logic (Bi-CMOS). Voltage requirements for the I/O signaling are dependent on the semiconductor

process. The I/O standard defines a circuit topology with a logic family. It includes driving current, operating voltage, termination schemes, and switching behaviors [3].

I/O signaling can be in voltage mode or current mode. In voltage-mode circuits, the information processed by the electric network is represented by nodal voltages. In current-mode circuits, information processed is represented by branch currents. The sensing circuit at the destination determines the logic or signal state. The signal state is determined by the voltage value in voltage mode signaling, whereas it is determined by the current value in current mode signaling.

1.2.1 Single-Ended and Differential Signaling

Single-ended and differential signaling is categorized based on how voltages and currents are observed at the driver and the receiver. Figure 1.2 shows a single-ended signaling link. It comprises a driver, a receiver, and a transmission line from the driver to the receiver.

A single-ended driver has one output port and assumes a common ground or power connection as a reference. For a single-ended receiver, there is one input port that assumes a common ground or power connection as a reference. In this chapter and in Chapter 2, "I/O Interfaces," generic nomenclature is used for power (Power) and ground (Gnd) nodes, for the driver as well as the receiver. Power nodes are electrically different from the driver and the receiver due to PDN parasitics. Similarly, the ground nodes are electrically different for the driver and the receiver.

The single-ended signaling scheme with two input terminals at the receiver is shown in Figure 1.3. Similar to the previous scheme, it also has a single output terminal at the driver. This terminal is referenced to common power or ground.




Figure 1.2 Single-ended link

4 Chapter 1 • Introduction




Figure 1.3 Single-ended link with Vref at RX

However, at the receiver end, there is one input terminal along with a locally generated reference voltage (Vref). This receiver has a differential amplifier, so it is similar to a pseudo differential receiver. Overall link is still a single-ended link. This locally generated Vref is on the Printed Circuit Board (PCB) and is primarily used to compensate the DC and low-frequency voltage drop. A single-ended pushpull driver can be designed in a current mode or a voltage mode configuration [4].

A single-ended signal has a power or ground reference or both. The referencing scheme can be identified by the proximity of the signal line to the power or ground domains. The proximity of the signal to the power or ground domain tends to make a return path to the domain in high frequencies, because capacitive coupling makes a low impedance path between the signal and that domain. Frequently, unintentional referencing change occurs in complex multilayer PCBs. When the signal is routed on the board from one layer to the other layer, there may be some regions with signal over void. The signal's reference change due to the vertical structure inside of a rather flat power/ground domain structure works as one of the major sources of unintended radial wave propagation. It contributes to signal noise and power delivery noise when it is captured by other structures inside of the PCB. In addition to referencing change, rather loose coupling of single-ended signaling makes it more susceptible to noise than differential signaling. In general single-ended signaling is preferred in many interfaces including Double Data Rate (DDR) memory signaling because of its rather simpler structure, less pincount, and simpler buffer circuit.

Figure 1.4 shows a differential link. A differential driver can be designed in a current mode or a voltage mode configuration [5]. A differential driver has two ports, which are separate from the power or ground connections. At the driver output, the differential signal is referenced from one of its ports to the other ports. At the driver output, two transmission lines are connected to the output ports. These lines




Figure 1.4 Differential link

are coupled lines: tightly coupled or loosely coupled. Tightly coupled differential links typically perform better at higher data rate and are physically smaller than loosely coupled ones. If the reference power or ground plane is far away, then one line has the other line as a reference. However, for most of the practical systems, due to the vicinity of the reference planes, most of the return current goes through the reference planes. At the input of the receiver, there are two ports, which are different than power or ground connections. At the receiver input, the signal is referenced from one port to the other port. Differential signaling can achieve higher data rates and has low susceptibility to noise. The impact of power/ground noise coupling to signal line on differential signaling is less than that on single-ended signaling. However, differential signaling requires twice the number of wires compared to those for single-ended signaling. More number of wires results in a higher cost of the system. The mismatch of the coupled lines causes common mode fluctuations at the receiver; therefore either a well-designed receiver, well-matched coupled lines, or both are needed to fully utilize the advantages of differential signaling.

Chapter 2 describes in details single-ended and differential drivers/receivers with the associated currents in different nodes. When the interface is switching, the current is generated on the power and ground nodes of the circuits. This current produces noise at the chip, which gets coupled to the signal lines.

1.3 Power and Signal Distribution Network

Chapter 4, "System Interconnects," describes the power and signal distribution networks, and their interactions. For a semiconductor I/O interface, the driver and receiver circuits are implemented in the chip. The chip is packaged and then placed on a PCB. The block diagram of the PDN and signal network is shown in Figure 1.5.

6 Chapter 1 • Introduction




Figure 1.5 Power and signal distribution network

PCB PDN comprises Voltage Regulator Module (VRM), power/ground plane structure, and decoupling capacitors. The VRM converts the input voltage from the power supply to the desired DC output. PCB typically has a multilayer stackup, and power and ground planes form a cavity structure. Package PDN can have a power/ground plane structure and package capacitors. The package connects to the chip at the pad or the bump. The power routes from the bump to the I/O circuit through the on-chip interconnects.

The signal network is routed on the chip, on the package, and then on the PCB. The impedance mismatch at the interface can cause the signal reflections. The two basic types of transmission lines in a package and PCB are microstrip and stripline. Differential signaling utilizes coupled lines. Chapter 4 also describes the details of the on-chip power and signal networks, and Chapter 9, "Measurement Techniques," illustrates the characterization of on-chip components.

1.4 Signal and Power Integrity

The I/O signal integrity addresses two major concerns in the electrical design aspects—the timing and the quality of the signal. Timing is critical in a high-speed digital system. Signal timing pertaining to interconnects depends on the delay caused by the electrical length of the interconnect structure where the electromagnetic energy flows from one end to another. It also depends on the modes of the signal propagation—even and odd modes especially in an inhomogeneous medium, that is, microstrip line. The even mode is the behavior of system when driven with identical signals of the same magnitude and same phase. The signal propagation delay can be increased, for the microstrip line, due to the even mode excitation. By contrast, the odd mode is the behavior of a system when it's driven by identical signals of the same magnitude but with different phase. An odd mode type of excitation would make signals faster for the microstrip line. In summary, signal propagation delay in odd mode is shorter than that in the even mode due to

signal coupling in a microstrip or embedded microstrip. Lowering even/odd mode coupling results in lower timing jitter. We can achieve less mode coupling by using low k and thinner dielectric PCB in the microstrip systems. However, for a homogeneous medium, such as a stripline, the phase velocity of even and odd mode propagation is the same. Furthermore, we need to carefully examine all other coupling mechanisms due to 3-dimentional structures, for example vias, connectors, and so on. Electromagnetic simulation can help determine acceptable levels of coupling. Chapter 3, "Electromagnetic Effects," describes the fundamentals of electromagnetic theory and its applications for the signal and power integrity analysis.

Signal waveform distortions can be caused by many different mechanisms, but three major noise sources exist. The first noise element is the ISI. For multidrop single-ended interfaces, it is primarily caused by reflection noise due to impedance mismatch, stubs, vias, and other interconnect discontinuities causing energy disruption along the signal path. For high-speed differential interfaces, it is primarily due to the PCB losses, having different transfer function at different frequencies. The effect of ISI causes a reduction in the system voltage margin by reducing the peak and causes an ambiguity in the timing information. The second noise element is the crosstalk noise due to electromagnetic coupling between adjacent signal traces and vias. The third noise element is the power/ground noise due to parasitics of the power/ground distribution system during the drivers' SSO. It is sometimes also called ground bounce, Delta-I Noise, or Simultaneous Switching Noise (SSN). In addition to these three kinds of electrical integrity problems, other Electromagnetic Compatibility (EMC) and Electromagnetic Interference (EMI) problems can contribute to the signal waveform distortions. Signal integrity, power integrity, and EMI are all based on the same electromagnetic fundamentals and cannot be separated.

Power integrity for I/O interfaces is related to the voltage variations in the power/ground network due to the noise. The power/ground noise causes various problems in high-speed systems, such as logic failure, EMI, timing delay, and jitter, as shown in Figure 1.6. The power integrity problems can be identified and root-caused based on the electromagnetic Maxwell's equations. The system noise margin requirements may not be satisfied when power integrity problems happen. The power integrity has several impacts to the I/O signaling as follows:

- 1. **Signal Quality**: Power noise exists on the signals due to the coupling power/ ground noise in signal interfaces through signal reference transition.
- 2. Timing Delay/Jitter (Lateral SSO push-out or pull-in, slew rate impact): The I/O interface has three stages: logic stage, high-speed I/O stage (clocking and other circuitry such as predrivers), and final stage (driver/receiver circuitry).

8 Chapter 1 • Introduction




Figure 1.6 Power noise impact on IO signaling

There is a delay associated with the multiple stages of devices the signal needs to pass through from core logic to the I/O output stage. As the rail voltage fluctuates, the delay through each stage increases or decreases. So the time from an edge leaving the core to the time it arrives at the output of the I/O interface can change with power/ground noise. Also, the signal edge will be faster or slower depending on the power/ground noise. All these internal stages may or may not be tied to the same power/ground networks as the final I/O stage (driver, receiver). Noise coupling from other stages need to be considered when determining the supply noise induced timing variations.

3. **Functionality**: Power/ground voltage fluctuations disturb the data in the latch; then logic error, data drop, false switching, or even system failure can occur. This can happen when the noise causes the signal voltage to fall below VIH (input high level) minimum or above VIL (input low level) maximum.

1.5 Power Noise to Signal Coupling

When an I/O interfaces is switching, SSO noise is produced when rapid charging/ discharging currents flow through the PDN. The power to the signal coupling can be attributed to two major mechanisms. First is the chip level SSO coupling and the second is the interconnect level SSO coupling.

1.5.1 SSO

SSO or SSN occurs in a system with multiple buffers nearby switching at the same time, as shown in Figure 1.7. Rapid current draws from the buffers leave instantaneous void of electrons in power and ground planes. The instantaneous formation of an electron void may be too fast in a high-speed channel for the electrons from the nearby capacitor to fill in, which shows up as noise in the PDN that should be kept as stable as possible. As a result of the PDN fluctuation, signals of the buffers in the vicinity are affected, so the simultaneous switching impacts not only the PDN but also signal outputs. In this process, inductance in the PDN contributes to the voltage variation of the PDN through Delta-I noise. The term Delta-I refers to the di/dt voltage drop due to the inductance. SSO noise can occur for both single ended and differential drivers [6, 7].




Figure 1.7 Block diagram of multiple buffers switching simultaneously

1.5.2 Chip-Level SSO Coupling

The impact of supply on signaling is dependent on the driver type and the signaling schemes. The power noise at the driver is coupled to the signals at the chip level. SSO noise at the buffer power/ground nodes propagates in the package and the PCB. This noise depends on the impedance of the PDN at the chip level, which is influenced by various stages on the PDN, including on-chip capacitance and package inductance. The chip level power noise to the signal coupling is significant. This coupling is important for single-ended signaling and differential signaling. Chapter 5, "Frequency Domain Analysis," describes the PDN resonance behavior and the power to signal coupling in frequency domain. Chapter 6, "Time Domain Analysis," describes the on-chip power noise coupling and its impact on signal performance in the time domain both for single-ended and differential channels. The power noise coupling at the chip results in signaling impact such as jitter.

10 Chapter 1 • Introduction

1.5.3 Interconnect Level SSO Coupling

There are various mechanisms of interconnect level SSO coupling. A PCB power and signal distribution network includes not only planar conductors but also vertical structures, such as vias. A via is a pad with plated hole for electrical connections between conductor traces on different layers. The flat power-ground plane pair becomes a parallel plate wave guide or parallel plate cavity with short dimension along z-axis, as shown in Figure 1.8. The figure shows the ground net vias that are orthogonal to the power and ground plane structure. When the multiple buffers are switching, the excitation applied to the power-ground plane generates dominant radial waves that propagate in between the two planar conductors, as shown in Figure 1.9. Here, higher order waves are usually small in magnitude. The radial waves picked up by structures that are orthogonal to the planar power-ground conductors become unwanted noise. The noise in the power/ground planar cavity is coupled to the power/ground vias as well as signal vias. If there is a signal trace in between the power and ground cavity, the power/ground noise is coupled to the trace.

Sockets, connectors, and adjacent signal/power vias, introduce electromagnetic coupling between PDN and signal nets. In high-speed channel, these vertical structures with adjacent power/ground nets, and signal nets become vulnerable to the unwanted parallel coupling. Crosstalk in sockets' vertical structures often becomes the source of coupling between the signal and power.




Figure 1.8 Pulse excitation of a power-ground plane pair with 1mm dielectric thickness




Figure 1.9 Radial wave propagation in power-ground plane pair

Figure 1.10 shows a digital I/O channel with two IC chips: one (MCH) mounted on a PCB and the other (DRAM) mounted on a daughter-card. For the multi-layered high-speed systems, as shown in the figure, Delta-I noise, or SSO generated by I/O buffer switching propagates in the power and ground planes and significantly couples to the interconnects through signal reference transition. The coupled noise can be amplified due to transmission line effect and can cause severe signal integrity problems. In Chapter 7, "Signal/Power Integrity Interactions," various case studies are presented that illustrate the interaction between power and signal integrity including the interconnect level coupling. Chapter 8, "Signal/Power Integrity Co-Analysis," addresses the combined power and signal integrity analysis. It is essential for combined modeling and simulation of signal and power integrity to understand how SSO noise is translated into receiver jitter. Radiated emissions may occur at edge of the printed circuit board (PCB) due to the power/ground noise. Stitching capacitors or vias help mitigate these risks, but the effectiveness of the stitching capacitors appear to deteriorate at speeds higher than a few hundreds MHz.

These types of noise issues and faults are extremely difficult to diagnose and solve after the system is built or prototyped. Understanding and solving these problems before they occur can eliminate having to deal with them further into the project cycle and in turn cut down the development cycle and reduce the cost.

A signaling scheme impacts power integrity and signal integrity because of their coupling differences in various stages of channels. Designing a system with a tight margin necessitates exploring the impact of these signaling options. Generally, differential signaling offers better quality signal at all speeds than single-ended signaling if all the physical conditions are reasonable. Single-ended signaling is usually easier to implement; however, it is usually more susceptible to reference disturbance,




Figure 1.10 Power/ground noise coupling to signal line in a multilayers link

12 Chapter 1 • Introduction

SSO noise, or ground bounce. For single-ended signaling, the impact of power noise coupling at the interconnect level is higher than that for differential signaling. For differential signaling, with lines tightly coupled, common-mode noises affect both lines. Thus at the receiver, the difference between the two lines remains almost constant. Stray transient noise on the two lines will get canceled at the receiver, alleviating the impact due to interconnect level power noise coupling. Chapters 7 and 8 address the power noise coupling to the signal at the interconnect level for single-ended and differential channels. Chapter 9 describes the signal and power integrity measurement techniques, including power to signal coupling characterization.

1.6 Concurrent Design Methodology

Power integrity, signal integrity, and EMC design techniques are inter-related, and their interactions need to be considered. A concurrent design methodology is needed to analyze these interactions [8, 9, 10, 11]. Common mode noise always exists due to power fluctuation and ground bounce. The common mode noise is the main contributor to EMI. The co-design approach considering signal/power integrity and EMC throughout the design, as illustrated in Figure 1.11 (a), is a fundamentally more cost-effective approach compared to a crisis-management approach. If the designer anticipates interactions between signal/power integrity and EMC at the beginning of the design process, and if noise suppression is considered for one stage or subsystem at a time, the noise mitigation techniques are simpler and more straightforward. If the designer proceeds with a disregard of various interactions until the design is close to being finished, mitigation techniques become considerably more costly, less effective, and less available, as shown in Figure 1.11 (b).




Figure 1.11 Concurrent SI/PI/EMI design

References 13

The design methodology proposed in this book is a further unified solution to the co-design of signaling systems by proposing a new metric to unify power integrity and signal integrity designs. In the co-design of signal/power integrity, several sources of coupled noise need to be considered in the signaling system that can degrade the quality of a transmitted signal. As the speed and width of interfaces increase, understanding these signal impediments and designing low-cost solutions become challenging. Signals can contaminate one another through ISI, crosstalk among adjacent signals, and PDN noise. All three items and their interaction need to be closely examined within the signaling system [13]. In summary, this book presents the power integrity design techniques taking into account the effects on signal integrity.

References

- 1. M. Swaminathan, E. Engin, *Power Integrity Modeling and Design for Semi-conductors and Systems*, Prentice Hall, 2007.
- 2. I. Novak (Executive Editor), *Power Distribution Design Methodologies*, IEC 2008.
- 3. B. Young, *Digital Signal Integrity*, Prentice Hall, 2001.
- R. Bashirullah, Wentai Liu; R. Cavin III, "Delay and power model for current-mode signaling in deep submicron global interconnects," Custom Integrated Circuits Conference, 2002. Proceedings of the IEEE 2002, pp 513

 515.
- D. Heidar, M. Dessouky, H.F. Ragaie, "Comparison of output drivers for high-speed serial links," ICM 2007. International Conference on Microelectronics, 2007, pp 329–332.
- 6. Y-J Kim, S-W Han, K-W Park, J-K Wee, J-S Kih, "Analysis of simultaneous switching noise by short-circuit current in CMOS-single ended driver," Electronic Components and Technology Conference, 2005. Proceedings. 55th, 2005, pp 1748–1751 Vol. 2.
- 7. J. Kho, Chooi Ian Loh; B. Krsnik, Zhe Li, Chee Seong Fong, P. Boyle, Man On Wong, "Effect of SSN-induced PDN noise on a LVDS output buffer," Applied Electromagnetics, 2007. APACE 2007. Asia-Pacific Conference on; 2007, pp 1–5.

14 Chapter 1 • Introduction

8. Woong Hwan Ryu and Min Wang, "A Co-Design Methodology of Signal Integrity and Power Integrity," DesignCon2006, Feb 2006.

- 9. Jinjun Xiong and Lei He, "Full-chip multilevel routing for power and signal integrity Design," Proceedings of Automation and Test in Europe Conference and Exhibition, vol. 2, pp 1116–1121, February 2004.
- 10. J. Park, H. Kim, J. S. Pak, Y. Jeong, S. Baek, J. Kim, J. Lee, and J. Lee, "Noise coupling to signal trace and via from power/ground simultaneous switching noise in high speed double data rates memory module," Proceeding of EMC, vol. 2, pp 592–597, August 2004.
- 11. Edward K. Chan, Mauro Lai, Myoung Joon Choi, and Woong Hwan Ryu, "Concurrent Analysis of Signal-Power Integrity and EMC for High-Speed Signaling Systems," IEEE International Symposium on Electromagnetic Compatibility, 2007. EMC 2007. 9-13 July 2007 pp 1–8.
- 12. M.J. Choi, and V. Pandit, "SI/PI Co-Analysis for I/O Interfaces," IBIS Summit, June 2009.
- 13. M. J. Choi and V. Pandit, "SI/PI Co-Analysis and Linearity Indicator," IBIS Summit, Feb. 2010.

INDEX

Numerics	С
2D EM models, 120–121	calculating
2D modeling in on-chip characterization, 338, 342	capacitor impedance, 77
2D TLM method, on-chip PDN, 161	IR drop, 108
3D EM models, 120–122	calibration of 9ps TDR, 363-365
3D modeling in power/signal integrity interaction,	capacitance, impedance response, 148-149
235–236	capacitor model, on-chip PDN, 162
	capacitors
A	ferrites, 81
AC noise analysis, 207	intentional, 94–96
resonance, 207–209	for PCB PDN, 76–77
supply droop, 207–209	ESL, 78
admittance matrix (Y), interconnection	impedance, calculating, 77
networks, 57	mounting, 79–81
relationship with scattering matrix (S), 61-63	unintentional, 96
AmpereAs circuital law, 42	case studies
Ampere-Maxwell law, 40	crosstalk amplification by resonance, 175-184
arbitrary loads, scattering matrix (S) with, 59-61	DDR2 667 Vref bus case study, 248
asymmetric striplines, 100	coupling mechanism, 249
	noise source, 249
В	resonance structure, 250–252
bandwidth, relationship with edge rate, 130, 135,	solutions, 252, 255–258
137–139	DDR2 800 control signal case study, 241
behavioral modeling in power/signal integrity	coupling mechanism, 244
co-analysis, 288–289	noise source, 243
BGA (Ball Grid Array) packages, 71	resonance structure, 245
bit patterns, worst-case resonance frequencies in	solutions, 247–248
power/signal integrity co-analysis, 292-294	causality of LTI systems, 67
blind vias, 87	CBGJ (Correlated Bounded Gaussian Jitter), 221
boost converter, 75	Center Tap Termination (CTT), 18
broadside stripline, 106	push-pull drivers with, 19–22
buck converter, 75	channel configuration in power/signal integrity
buffer modeling, 196	co-analysis, 292
IBIS, 196	channel model correlation, 177-179
in power/signal integrity co-analysis, 288–289	characteristic impedance, 50, 53
VCR, 197	chip-level SSO coupling, 9
BUJ (Bounded Uncorrelated Jitter), 221	circuit theory, 39
buried vias, 87	Transmission Line Theory versus, 46–47
bypass capacitors, 30	classes of ceramic capacitors (EIA 198-1-F), 76

clocking schemes, 2	push-pull drivers with power termination, 22-24
CMRR (Common Mode Rejection Ratio), 30, 186	termination schemes for differential signaling,
common mode impedance, 372	28–30
common mode noise, 12	current-mode circuits, 3
Common Mode Rejection Ratio (CMRR), 30, 186	currents in prior stages, impedance targets, 152-153
common mode-to-common mode conversion, 186	
common-to-differential mode conversion, 185	D
compatible buffer modeling in power/signal	DC/DC converters, 75
integrity co-analysis, 288–289	DCD (Duty Cycle Distortion), 221
complementary drivers. See pseudo differential drivers	DDJ (Data Dependent Jitter), 221
concurrent design methodology, 12–13	DDR2 667 Vref bus case study, 248
controllable design variables for optimization, 200	coupling mechanism, 249
geometry, 201–202	noise source, 249
on-chip design variables, 203–204	resonance structure, 250–252
passive components, 203	solutions, 252, 255–258
controllable parameters for power/signal integrity	DDR2 800 control signal case study, 241
co-analysis, identifying, 286–287	coupling mechanism, 244
convolution, filtering and, 142	noise source, 243
co-planar waveguides, 101–102	resonance structure, 245
correlation	solutions, 247–248
of channel model, 177–179	decoupling effects on single-ended interfaces,
modeling and measurement correlation,	258–261
stitching effects on differential	de-embedding method in pad capacitance
interfaces, 273	characterization, 351–352
in on-chip characterization, 338, 342	Deep V target impedance method, 151
in signal network design, 174-175	Delta-I noise, 9
co-simulation in power/signal integrity co-analysis,	design guidelines, power/signal integrity
running, 296–301	interaction, 233
coupled lines, 102–106	DFT (Discrete Fourier Transform), 134
coupling	dielectrics, electrical properties, 110–111
DDR2 667 Vref bus case study, 249	differential drivers, 116
DDR2 800 control signal case study, 244	impedance targets, 152
power-to-signal coupling, 8-9, 118-119,	with TDR (time domain reflectometry), 371
170–171	differential impedance, 372
chip-level SSO coupling, 9	differential interfaces, 2
interconnect level SSO coupling, 10-12	stitching effects on, 263-266, 269
SSO coupling mechanism in power/signal	modeling and measurement correlation, 273
integrity interaction, 238–241	system-level impact evaluation, 274-276
crosstalk, 115	TDR and TDT measurements, 264–266, 269
amplification case study, 175-184	VNA measurements, 271
crowbar current, 20	differential signaling, 3–5, 97, 116
CTT (Center Tap Termination), 18	drivers and receivers, types of, 26–28
push-pull drivers with, 19–22	in frequency domain, 184–190
current profiles	half differential drivers
differential drivers and receivers, 26-28	current profiles in, 30-32
in half differential drivers, 30-32	noise for, 32–34
noise for push-pull drivers, 25-26	power/signal integrity co-analysis and linearity,
push-pull drivers with CTT, 19–22	317–319

referencing, 118	EM-based power/ground plane model, 85–87
single-ended signaling versus, 11, 32–34	EMC, concurrent design methodology, 12-13
termination schemes, 28–30	EMI (electromagnetic interference)
differential systems	power islands radiation and power/signal
noise simulation, 217–220	integrity interaction, 276–279
SSO noise, jitter, 229	signal and power integrity, 37–39
differential-to-common mode conversion, 186	equation of continuity, 43
differential-to-differential conversion, 185	equation of magnetic flux, 42
digital electronic systems, components of, 1–2	equivalent circuit model extraction, 355–356
Discrete Fourier Transform (DFT), 134	examples, 358–360
DJ (Deterministic Jitter), 221	methodology, 357–358
domains, stitching together, 90–91	multiport measurement, 361
DQ data lines, impact of jitter on time domain	ESL (Equivalent Series Inductance), 78
analysis, 224–226	even mode impedance, 372
dual-referenced signals, 117	even modes (signal propagation), 6
dynamic On-Die Termination (ODT), 18	external buses, 1
dy manne on 210 Termination (02 1), 10	extrinsic noise, 193
E	eye diagram analysis in power/signal integrity
edge rate, relationship with bandwidth, 130, 135, 138	co-analysis, 308
EIA 198-1-F standard, ceramic capacitor classes, 76	eye diagram comparison in power/signal integrity
electric elasticity equation, 42	co-analysis, 305–307
electrical properties	co unarysis, 505 507
of dielectrics, 110–111	F
of metal, 108–109	far end crosstalk (FEXT), 182–183, 265–273
electromagnetic interference (EMI)	Faraday's law, 40
power islands radiation and power/signal	Fast Fourier Transform (FFT), 134
integrity interaction, 276–279	of PDN noise, 141–142
signal and power integrity, 37–39	FDTIM (Frequency Dependent Target Impedance
electromagnetic modeling	Method), 151
3D, 120	ferrites, 81
on-chip PDN, 165–166	FFT (Fast Fourier Transform), 134
electromagnetic theory	of PDN noise, 141–142
interconnection networks	filtering, convolution and, 142
admittance matrix (Y), 57	
	final stage circuits, noise simulation, 210–212
impedance matrix (Z), 56–57	Fourier temperature various 122 124
N-port interconnection networks, 55	Fourier transform versus, 132–134 Fourier transform
scattering matrix (S), 57–63	
LTI (Linear Time Invariant) systems, 64	Fourier series versus, 132–134
causality, 67	properties of, 134–141
parameter conversion singularity, 64	Frequency Dependent Target Impedance Method
passivity, 65–67	(FDTIM), 151
reciprocal network, 64	frequency domain analysis, 127
stability, 65	power distribution network design, 153–156
Maxwell's equations, 39–46	impedance response, 148–149
Transmission Line Theory. See Transmission	impedance targets, 150–153
Line Theory	insertion loss and voltage transfer function
EM (electromagnetic modeling), 119	166–168
EM structures line performance 345–346 349	on-chin PDN 158–166

frequency domain analysis (continued)	Н
power-to-signal coupling, 170–171	half-differential drivers, 26-28
self-impedance, 147	current profiles, 30–32
SSO, 168–170	noise, 32–34
relationship with time domain analysis	hold time, setup/hold time jitter, 226–228
convolution and filtering, 142	
FFT of PDN noise, 141–142	1
Fourier series, 128–132	IBIS (I/O Buffer Information Specification)
Fourier transform, 132–141	modeling, 196–197
signal network design, 171-172	I/O controller units, 1
case study, 175–184	I/O interfaces
differential signaling, 184-190	components of, 2
frequency domain optimization, 172-174	differential signaling
simulation and correlation, 174–175	current profiles in half differential drivers,
S-parameters and Z-parameters in, 143-144	30–32
S-parameters with global and local ground,	drivers and receivers, types of, 26–28
145–147	noise for half differential drivers, 32–34
worst-case resonance frequencies in bit patterns	termination schemes, 28–30
in power/signal integrity co-analysis,	impedance targets, 150–153
292–294	differential drivers, 152
frequency domain characterization, 325	prior stage currents, 152–153
for low-impedance PDNs, 329–335	single-ended drivers, 151–152
on-chip characterization, 335–338	on-chip PDN, modeling and correlation for,
2D modeling and correlation, 338, 342	163–165
EM, IEM, MIS structures, 345–346, 349	prior stages, noise in, 34–35
PDN, 349–350	signal and power integrity, 6–8
pad capacitance characterization, 350	single-ended signaling
de-embedding method, 351–352	noise for push-pull drivers, 25–26
frequency range, 350	open drain drivers, 16–17
power delivery-to-signal coupling	push-pull drivers and receivers, 17–18
measurement, 353–355	push-pull drivers with CTT, 19–22
Smith chart, 327–329	push-pull drivers with power termination,
VNA (vector network analyzer), 326–327	22–24
frequency range in pad capacitance	termination schemes, 18
characterization, 350	I/O signaling, standards, 2–5
frequency-dependent parameters for microstrip	IEM structures, line performance, 345–346, 349
lines, 111–112	impedance
full-wave 3-D electromagnetic models, 120	characteristic impedance, 50
fully differential drivers, 26–28	input impedance, 51–52
rany american arrivers, 20 20	self-impedance in power distribution network
G	design, 147
Gauss's laws, 40, 43	shifting resonance, 183–184
geometry as factor affecting power/signal integrity	types of, 53
performance, 201–202	impedance matching, 17
global ground, S-parameters with, 145–147	impedance matrix (Z), interconnection networks,
ground, 116	56–57
ground nodes, 3	relationship with scattering matrix (S),
ground ports, S-parameters with, 145–147	61–63
5. come porto, o parametero with, 175-177	01 03

impedance response in power distribution network design, 148–149	LI (Linear Interaction) indicator in power/signal integrity co-analysis, 309–321
impedance targets in power distribution network	differential signaling, 317–319
design, 150–153	single-ended signaling, 315–317
differential drivers, 152	linear power supplies, 74
prior stage currents, 152–153	linear systems, 64
single-ended drivers, 151–152	Linear Time Invariant (LTI) systems, 64
inductance, impedance response, 148–149	causality, 67
input impedance, 51–53	parameter conversion singularity, 64
insertion loss, 166–168	passivity, 65–67
in crosstalk case study, 180	reciprocal network, 64
intentional capacitors for on-chip PDNs, 94-96	stability, 65
Inter Symbol Interference. See ISI	line-to-line termination in differential
interconnect level SSO coupling, 10-12	signaling, 28
interconnect networks for on-chip PDNs, 93–94	local ground, S-parameters with, 145–147
interconnect technology, analysis techniques, 39	logic blocks, 2
interconnection networks	logic stage of PDN noise simulation, 220–221
admittance matrix (Y), 57	loop inductance in low-impedance PDN
impedance matrix (Z), 56–57	measurements, 333–335
N-port interconnection networks, 55	loosely-coupled differential links, 5
scattering matrix (S), 57–59	Lorentz force, 42
with arbitrary loads, 59-61	low-impedance PDNs, measurement techniques,
relationship with Y/Z/ABCD matrix, 61–63	329–335
internal buses, 1	LTI (Linear Time Invariant) systems, 64
internal circuits, noise simulation, 209	causality, 67
intrinsic impedance, 53	parameter conversion singularity, 64
intrinsic noise, 193	passivity, 65–67
IR drop, 204–206	reciprocal network, 64
calculating, 108	stability, 65
ISI (Inter Symbol Interference), 1, 115	•
minimal ISI in SI-PI co-simulation, 296–297	M
,	magnetic flux, 42
J	material, as factor affecting power/signal integrity
jitter	performance, 201–202
impact on time domain analysis, 221–223,	material properties of PCBs/packages, 108
226, 229	dielectrics, 110–111
in differential systems, 229	metal, electrical, 108-109
setup/hold time jitter, 226–228	Maxwell's equations, 39–46
in single-ended systems, 223, 226–228	measurement techniques
measurement, 379–380	equivalent circuit model extraction, 355–356
	examples, 358–360
K	methodology, 357–358
Kramers-Kronig dispersion, 67	multiport measurement, 361
KVL (Kirchhoff's Voltage Law), 47–48	frequency domain characterization, 325
	for low-impedance PDNs, 329–335
L	on-chip characterization, 335–338, 342–346,
law of total currents, 42	349–350
LGA (Land Grid Array) package, 71	pad capacitance characterization, 350-352

measurement techniques (continued)	measurement. See measurement techniques
power delivery-to-signal coupling	PDN noise simulations, 204
measurement, 353–355	AC noise analysis, 207–209
Smith chart, 327–329	differential systems, 217–220
VNA (vector network analyzer), 326–327	internal circuits, 209–212
time domain characterization, 361	IR drop, 204–206
jitter measurement, 379–380	jitter, impact on time domain analysis, 222
PDN noise measurement, 372–376	logic stage, 220–221
SSO coupling measurement, 376–378	single-ended systems, 212–217
TDR (time domain reflectometry),	VR tolerance, 204–206
361–368, 371	in prior stages of I/O interface, 34–35
metal, electrical properties, 108–109	power noise, sources of, 7–8
microstrip lines, 97, 100	power/ground plane noise, 44–46
frequency-dependent parameters, 111–112	for push-pull drivers, 25–26
microwave interconnect technology, 39	signal noise, sources of, 7
minimal ISI in SI-PI co-simulation, 296–297	in single-ended signaling, 4
MIS structures, line performance, 345–346, 349	SSO noise, 9
mitigating noise, 115	chip-level SSO coupling, 9
modal fields, 118–119	interconnect level SSO coupling, 10-12
modeling in power/signal integrity co-analysis, 288	noise decomposition, optimization with, 302, 305
channel configuration, 292	noise sources
compatible buffer modeling, 288–289	DDR2 667 Vref bus case study, 249
off-chip passive component modeling, 291	DDR2 800 control signal case study, 243
on-chip passive component modeling, 290	N-port interconnection networks, 55
running co-simulation, 296–301	
system level modeling, 291–292	0
worst-case eye, 294–295	odd mode impedance, 372
worst-case resonance frequencies in bit	odd modes (signal propagation), 6
patterns, 292–294	off-chip passive component modeling in power/
modeling tools for PDNs, 119	signal integrity co-analysis, 291
2D EM models, 120–121	Ohm's law, 43
full-wave 3D models, 122	on-chip characterization, 335–338
mounting PCB capacitors, 79-81	2D modeling and correlation, 338, 342
multilayer PCBs, vias, 87, 90	EM, IEM, MIS structures, 345–346, 349
stitching, 90–91	PDN, 349–350
multilayer stackups (PCB), 69–70	on-chip design variables, as factor affecting power/
multiport measurement in equivalent circuit model	signal integrity performance, 203–204
extraction, 361	on-chip passive component modeling in power/
mutual inductance in low-impedance PDN	signal integrity co-analysis, 290
measurements, 332–333	on-chip PDNs
	frequency domain analysis, 158–166
N	intentional capacitors, 94–96
negative frequencies in Fourier transform, 134	interconnects, 93–94
NMOS open drain drivers, 16	unintentional capacitors, 96
noise, 115, 193	on-chip SDNs, 112–114
common mode noise, 12	on-die circuits, noise measurements, 373
in differential signaling, 5	on-package noise measurement, 373
for half differential drivers, 32–34	open drain drivers, 16–17
101 Hall differential differs, 32–34	open dram drivers, 10-1/

optical interconnect technology, 39	PCB PDN
optimization	components of, 6
frequency domain optimization in signal	frequency domain analysis, 154
network design, 172-174	measurements, 374
with sweep parameters and noise	PDN (power distribution network), 1, 5-6, 73. See
decomposition, 302, 305	also PCB (printed circuit board)
time domain simulation	capacitors, 76–81
controllable design variables, 200-204	co-design method, frequency domain analysis,
PDN time domain specification, 198-199	155–156
	low-impedance PDNs, measurement
P	techniques, 329–335
package PDN	modeling tools, 119
component of, 6	2D EM models, 120–121
frequency domain analysis, 154	full-wave 3D models, 122
package validation with TDR (time domain	on-chip
reflectometry), 365–368, 371	intentional capacitors, 94-96
packages, 70–73, 92–93	interconnects, 93–94
material properties, 108	unintentional capacitors, 96
dielectrics, electrical, 110-111	on-chip characterization, 349–350
metal, electrical properties, 108-109	packages, 70–73, 92–93
signal distribution, 107–108	power supplies, 74–76
pad capacitance characterization, 350	power/ground planes, 81-87
de-embedding method, 351–352	signal lines, modal fields, 118–119
frequency range, 350	time domain specification, 198–199
parallel resistive termination, 18	PDN noise
parameter conversion singularity in LTI systems, 64	FFT, 141–142
parameters, controllable parameters for power/	jitter, impact on time domain analysis, 222
signal integrity co-analysis, 286–287	PDN noise measurement, 372–376
passive components, as factor affecting power/	PDN noise simulations, 204
signal integrity performance, 203	AC noise analysis, 207
passivity of LTI systems, 65–67	resonance, 207–209
PCB (printed circuit board), 69. See also PDN	supply droop, 207–209
(Power Distribution Network)	differential systems, 217–220
capacitors, 76–81	final stage circuits, 210–212
domains, stitching, 90-91	internal circuits, 209
material properties, 108	IR drop, 204–206
dielectrics, electrical, 110-111	logic stage, 220–221
metal, electrical properties, 108-109	single-ended systems, 212–214
multilayer stackups, 69–70	on-chip measurements, 214–215
packages, 73	receiver measurements, 215-217
power supplies, 74–76	VR tolerance, 204–206
power/ground planes, 81-87	perfect transfer function, 131
signal routing schemes, 97	picoprobing, 373
co-planar waveguide, 101–102	PJ (Periodic Jitter), 221
coupled lines, 102–106	planar electromagnetic solvers, 39
microstrip lines, 97, 100, 111-112	plane noise-induced signal resonance, root cause
stripline, 100–101	analysis for, 237–238
vias, 87, 90–91	plane wave equations, 50

PMOS open drain drivers, 16	running co-simulation, 296–301
positive frequencies in Fourier transform, 134	system level modeling, 291–292
power delivery-to-signal coupling measurement,	worst-case eye, 294–295
353–355	worst-case resonance frequencies in bit
power distribution network design in frequency	patterns, 292–294
domain, 154–156. See also PDN (power	time domain analysis, 301–302, 305, 307
distribution network)	eye diagram comparison, 305–307
impedance response, 148–149	optimization with sweep parameters and
impedance targets, 150–153	noise decomposition, 302, 305
insertion loss and voltage transfer function,	power/signal integrity interaction, 233
166–168	DDR2 667 Vref bus case study, 248
on-chip PDN, 158–166	coupling mechanism, 249
power-to-signal coupling, 170–171	noise source, 249
self-impedance, 147	resonance structure, 250–252
SSO, 168–170	solutions, 252, 255–258
power integrity, 6–8	DDR2 800 control signal case study, 241
concurrent design methodology, 12–13	coupling mechanism, 244
electromagnetic interference, 37–39	noise source, 243
modeling and simulation, 288	resonance structure, 245
time domain simulation, transient	solutions, 247–248
simulations, 195	design guidelines, 233
power islands radiation, 276–279	differential interfaces, stitching effects on,
power net extraction example, 360	263–276
power nodes, 3	explained, 234–236
power supplies for PCB PDN, 74	power islands radiation, 276–279
capacitors, 76–81	root cause analysis, 236–238
SMPS, 74–76	single-ended interfaces, referencing/stitching/
power termination, push-pull drivers with,	decoupling effects on, 258–261
22–24	SSO coupling mechanism, 238–241
power/ground noise, sources of, 7–8	power-to-signal coupling, 8–9, 118–119, 170–171
power/ground plane noise, 44–46	chip-level SSO coupling, 9
power/ground planes for PCB PDN, 81-82	interconnect level SSO coupling, 10-12
EM-based model, 85–87	prepreg, 70
simplified plane model, 82-85	prior stages of I/O interface, noise in, 34-35
power/ground vias in low-impedance PDN	processing units, 1
measurements, 333–335	propagation velocity, 51
power/signal integrity co-analysis, 285–286	properties of Fourier transform, 134-141
controllable parameters, identifying, 286–287	pseudo differential drivers, 26–28
eye diagram analysis, 308	push-pull drivers, 17–18
flow of, 321	with CTT, 19–22
Linear Interaction (LI) indicator, 309–321	noise for, 25–26
differential signaling, 317–319	with power termination, 22–24
single-ended signaling, 315–317	push-pull receivers, 17–18
modeling and simulation, 288	_
channel configuration, 292	Q
compatible buffer modeling, 288–289	quasistatic field approximation, 39
off-chip passive component modeling 291	quasi-TEM (Transverse Electro-Magnetic) mode

(silicon substrate), 336–337

on-chip passive component modeling, 290

R	signal lines, modal fields, 118–119
radiation, power islands radiation, 276-279	signal net extraction example, 358
radio frequency (RF) interconnect technology, 39	signal network design in frequency domain, 171-172
receiver blocks, 2	case study, 175–184
reciprocal networks in LTI systems, 64	differential signaling, 184-190
referencing effects on single-ended interfaces,	frequency domain optimization, 172-174
258–261	simulation and correlation, 174–175
referencing schemes, 116–118	signal networks, modeling tools, 119
resonance	2D EM models, 120–121
crosstalk amplification case study, 175-184	3D EM models, 122
plane noise-induced signal resonance, root	signal routing schemes, PCB/package physical
cause analysis for, 237–238	signal, 97, 100–106, 111–112
shifting, 183–184	signal waveform distortions, sources of, 7
worst-case resonance frequencies in bit	signal/power integrity co-analysis. See power/
patterns, 292–294	signal integrity co-analysis
resonance structures	signal/power integrity interaction. See power/
DDR2 667 Vref bus case study, 250-252	signal integrity interaction
DDR2 800 control signal case study, 245	simplified plane model, 82–85
return paths, 116	simulation
RF (radio frequency) interconnect technology, 39	in equivalent circuit model extraction, 356
RJ (Random Jitter), 221	in power/signal integrity co-analysis, 288
root cause analysis in power/signal integrity	channel configuration, 292
interaction, 236–238	compatible buffer modeling, 288–289
Interaction, 250–250	Linear Interaction (LI) indicator, 310–312
S	off-chip passive component modeling, 291
scattering matrix (S), interconnection networks,	on-chip passive component modeling, 290
57–59	running co-simulation, 296–301
with arbitrary loads, 59-61	system level modeling, 291–292
relationship with Y/Z/ABCD matrix, 61–63	worst-case eye, 294–295
SDN (Signal Distribution Network), 5–6	worst-case resonance frequencies in bit
on-chip, 112–114	patterns, 292–294
packages, 70–73, 107–108	in signal network design, 174–175
self impedance, 53	Simultaneously Switching Output. See SSO
in crosstalk case study, 180	single-ended drivers, 116
in power distribution network design, 147	impedance targets, 151–152
shifting resonance, 183–184	single-ended interfaces, 2
series termination in differential signaling, 28	referencing/stitching/decoupling effects on,
setup time, impact of jitter on time domain	258–261
analysis, 226–228	single-ended signaling, 3–5, 116
signal analysis techniques. See frequency domain	differential signaling versus, 11, 32–34
analysis; time domain analysis	noise for push-pull drivers, 25–26
signal integrity, 6–8	open drain drivers, 16–17
concurrent design methodology, 12–13	power/signal integrity co-analysis and linearity,
electromagnetic interference, 37–39	315–317
modeling and simulation, 288	push-pull drivers
time domain analysis, 194	with CTT, 19–22
time domain simulation, transient	with power termination, 22–24
simulations, 195	and receivers, 17–18

single-ended signaling (continued)	symmetric striplines, 100
referencing, 118	symmetry in LTI systems, 64
termination schemes, 18	system level modeling in power/signal integrity
single-ended systems	co-analysis, 291–292
noise simulation, 212–214	system-level impact evaluation of stitching effects
on-chip measurements, 214–215	on differential interfaces, 274–276
receiver measurements, 215–217	
SSO noise, jitter, 223–228	Т
SI-PI co-analysis. <i>See</i> power/signal integrity	TDR (time domain reflectometry), 361–362
co-analysis	calibration of 9ps TDR, 363–365
skin-effect mode (silicon substrate), 336	differential driving, 371
Slow Wave Factors (SWFs), 346	package validation, 365–368, 371
slow-wave mode (silicon substrate), 336	VNA (vector network analyzer) versus, 326
Smith chart, 327–329	TDR measurements, stitching effects on
SMPS (Switched Mode Power Supply), 74–76	differential interfaces, 264–266, 269
S-parameters	TDT measurements, stitching effects on
in frequency domain analysis, 143–144	differential interfaces, 264–266, 269
with global and local ground, 145–147	Telegrapher's differential equations, 48
SPICE-compatible time domain transient	TEM (Transverse Electromagnetic) mode, 38
simulation, 195	termination schemes
SSO (Simultaneously Switching Output), 1	for differential signaling, 28–30
in frequency domain, 168–170	for single-ended signaling, 18
jitter, impact on time domain analysis, 223–229	push-pull drivers with CTT, 19–22
in power/signal integrity interaction, 234–236	push-pull drivers with power termination,
SSO coupling measurement in time domain,	22–24
376–378	test chip for on-chip PDN, 159–160
SSO coupling mechanism in power/signal integrity	tightly-coupled differential links, 5
interaction, 238–241	time domain analysis
SSO noise, 9, 115	jitter, impact on, 221–223, 226, 229
chip-level SSO coupling, 9	setup/hold time jitter, 226–228
interconnect level SSO coupling, 10-12	in power/signal integrity co-analysis, 301-302
stability of LTI systems, 65	305–307
standards, I/O signaling, 2–5	eye diagram comparison, 305-307
stitching decoupling capacitors, 258–261	optimization with sweep parameters and
stitching domains together, 90–91	noise decomposition, 302, 305
stitching effects	relationship with frequency domain analysis
on differential interfaces, 263–266, 269	convolution and filtering, 142
modeling and measurement correlation, 273	FFT of PDN noise, 141–142
system-level impact evaluation, 274-276	Fourier series, 128–132
TDR and TDT measurements, 264-266, 269	Fourier transform, 132–141
VNA measurements, 271	time domain characterization, 361
on single-ended interfaces, 258–261	jitter measurement, 379–380
striplines, 100–101	PDN noise measurement, 372–376
coupled, 102–106	SSO coupling measurement, 376–378
supply noise measurement, 372–376	TDR (time domain reflectometry), 361–362
sweep parameters, optimization with, 302, 305	calibration of 9ps TDR, 363–365
SWFs (Slow Wave Factors), 346	differential driving, 371
Sylvester test, 66	package validation, 365–371

time domain reflectometry (TDR), 361–362	propagation velocity, 51
calibration of 9ps TDR, 363–365	Telegrapher's differential equations, 48
differential driving, 371	transmission matrix (ABCD), relationship with
package validation, 365–371	scattering matrix (S), 61–63
VNA (vector network analyzer) versus, 326	transmitter blocks, 2
waveforms, 363–367	Transverse Electromagnetic (TEM) mode, 38
time domain simulation	trapezoidal pulse Fourier transform tool, 138–141
buffer modeling, 196	
IBIS, 196	U
VCR, 197	unintentional capacitors for on-chip PDNs, 96
for optimization	UUGJ (Uncorrelated Unbounded Gaussian
controllable design variables, 200-204	Jitter), 221
PDN time domain specification, 198-199	
PDN noise simulations, 204	V
AC noise analysis, 207–209	validation in equivalent circuit model extraction,
differential systems, 217–220	355
final stage circuits, 210–212	VCR modeling, 197
internal circuits, 209	vias, 10, 87, 90
IR drop, 204–206	stitching, 90–91
logic stage, 220–221	victim bit, voltage transfer function for, 181-182
single-ended systems, 212–217	VNA (vector network analyzer), 326–327
VR tolerance, 204–206	for low-impedance PDNs, 329-335
transient simulations, 195	measurements, stitching effects on differential
timing of signals, 6	interfaces, 271
TJ (Total Jitter), 221	Voltage Regulator Module (VRM), 6
topology identification example, 360	voltage transfer function, 166–168
total currents, 42	in crosstalk case study, 181–182
transfer functions, perfect transfer function, 131	voltage-mode circuits, 3
transfer impedance	VR tolerance, 204–206
in crosstalk case study, 181–182	VRM (Voltage Regulator Module), 6, 74
shirting resonance, 183–184	
transient simulations of signal/power	W
integrity, 195	wave equations, 44, 50
Transmission Line Theory, 46–53	wave impedance, 54
characteristic impedance, 50	worst-case eye in power/signal integrity
circuit theory versus, 46–47	co-analysis, 294–295
impedance, types of, 53	
input impedance, 51–52	Z
KVL (Kirchhoff's Voltage Law), 47-48	Z-parameters in frequency domain analysis,
plane wave equations, 50	143–144