PRINCIPLES OF POWER INTEGRITY FOR PDN DESIGN— SIMPLIFIED

PRINCIPLES OF POWER INTEGRITY FOR PDN DESIGN— SIMPLIFIED

ROBUST AND COST EFFECTIVE DESIGN FOR HIGH SPEED DIGITAL PRODUCTS

Larry D. Smith Eric Bogatin



Boston • Columbus • Indianapolis • New York • San Francisco • Amsterdam Cape Town • Dubai • London • Madrid • Milan • Munich • Paris • Montreal Toronto • Delhi • Mexico City • São Paulo • Sydney • Hong Kong • Seoul Singapore • Taipei • Tokyo Many of the designations used by manufacturers and sellers to distinguish their products are claimed as trademarks. Where those designations appear in this book, and the publisher was aware of a trademark claim, the designations have been printed with initial capital letters or in all capitals.

The authors and publisher have taken care in the preparation of this book, but make no expressed or implied warranty of any kind and assume no responsibility for errors or omissions. No liability is assumed for incidental or consequential damages in connection with or arising out of the use of the information or programs contained herein.

For information about buying this title in bulk quantities, or for special sales opportunities (which may include electronic versions; custom cover designs; and content particular to your business, training goals, marketing focus, or branding interests), please contact our corporate sales department at corpsales@pearsoned.com or (800) 382-3419.

For government sales inquiries, please contact governmentsales@pearsoned.com.

For questions about sales outside the U.S., please contact intlcs@pearson.com.

Visit us on the Web: informit.com/aw

Library of Congress Control Number: 2017930426

Copyright © 2017 Pearson Education, Inc.

All rights reserved. Printed in the United States of America. This publication is protected by copyright, and permission must be obtained from the publisher prior to any prohibited reproduction, storage in a retrieval system, or transmission in any form or by any means, electronic, mechanical, photocopying, recording, or likewise. For information regarding permissions, request forms and the appropriate contacts within the Pearson Education Global Rights & Permissions Department, please visit www. pearsoned.com/permissions/.

ISBN-13: 978-0-13-273555-1 ISBN-10: 0-13-273555-5

1 17

Publisher Mark Taub

Editor-in-Chief Greg Wiegand

Acquisitions Editor Kim Boedigheimer

Managing Editor Sandra Schroeder

Senior Project Editor Lori Lyons

Production Manager Dhayanidhi

Copyeditor Paula Lowell

Indexer Erika Millen

Proofreader Sam Sunder Singh

Editorial Assistant Olivia Basegio

Cover Compositor Chuti Prasertsith

Compositor codeMantra

The creation of this book took more than the 5,000 person-hours of writing, simulating, and editing and more than 500 hours of conference calls. We could not have done this without the unfailing support and confidence from our wives, Susan and Marty, who kept the faith and gave us encouragement even during the long hours of writing, rewriting, and more rewriting.

Larry would also like to dedicate this book to his father, who was his undergrad Professor of Electrical Engineering.

CONTENTS AT A GLANCE

Preface		xix
Acknowledg	ments	xxvii
About the A	uthors	xxix
Chapter 1	Engineering the Power Delivery Network	1
Chapter 2	Essential Principles of Impedance for PDN Design	17
Chapter 3	Measuring Low Impedance	69
Chapter 4	Inductance and PDN Design	137
Chapter 5	Practical Multi-Layer Ceramic Chip Capacitor Integration	205
Chapter 6	Properties of Planes and Capacitors	275
Chapter 7	Taming Signal Integrity Problems When Signals Change Return Planes	363
Chapter 8	The PDN Ecology	427
Chapter 9	Transient Currents and PDN Voltage Noise	547
Chapter 10	Putting It All Together: A Practical Approach to PDN Design	643
Index		761

CONTENTS

Preface	•••••		xix
Acknowled	gment	S	xxvii
About the A	Author	rs	xxix
Chapter 1	Eng	ineering the Power Delivery Network	1
	1.1	What Is the Power Delivery Network (PDN) and Why Should I Care?	1
	1.2	Engineering the PDN	5
	1.3	"Working" or "Robust" PDN Design	8
	1.4	Sculpting the PDN Impedance Profile	
	1.5	The Bottom Line	14
		Reference	15
Chapter 2	Esse	ential Principles of Impedance for PDN Design	17
	2.1	Why Do We Care About Impedance?	17
	2.2	Impedance in the Frequency Domain	
	2.3	Calculating or Simulating Impedance	
	2.4	Real Circuit Components vs. Ideal Circuit Elements	
	2.5	The Series RLC Circuit	
	2.6	The Parallel RLC Circuit	

	2.7	The Resonant Properties of a Series and Parallel	20
	28	Examples of PLC Circuits and Peal Capacitors	30 12
	2.0	The PDN as Viewed by the Chip or by the Board	2 4 ۸6
	2.9	Transient Response	4 0 52
	2.10	A dvanged Tanic: The Impedance Matrix	52 56
	2.11	The Pottom Line	
	2.12	References	68
Chantor 3	Moo	suring I aw Impadance	00
Chapter 5	2 1	Why Do We Care A hout Measuring Low Impedance?	09
	5.1 2.2	Why Do we Care About Measuring Low Impedance?	09
	3.2	Measurements Based on the V/I Definition of Impedance	/0
	3.3	Measuring Impedance Based on the Reflection of Signals	71
	3.4	Measuring Impedance with a VNA	76
	3.5	Example: Measuring the Impedance of Two Leads in a DIP	81
	3.6	Example: Measuring the Impedance of a Small Wire Loop	86
	3.7	Limitations of VNA Impedance Measurements	
		at Low Frequency	89
	3.8	The Four-Point Kelvin Resistance Measurement Technique.	93
	3.9	The Two-Port Low Impedance Measurement Technique	95
	3.10	Example: Measuring the Impedance of a 1-inch	
		Diameter Copper Loop	.102
	3.11	Accounting for Fixture Artifacts	.105
	3.12	Example: Measured Inductance of a Via	. 109
	3.13	Example: Small MLCC Capacitor on a Board	.114
	3.14	Advanced Topic: Measuring On-Die Capacitance	.120
	3.15	The Bottom Line	.134
		References	.136
Chapter 4	Indu	ctance and PDN Design	.137
	4.1	Why Do We Care About Inductance in PDN Design?	.137
	4.2	A Brief Review of Capacitance to Put Inductance	
		in Perspective	.138

Contents

	4.3	What Is Inductance? Essential Principles of	
		Magnetic Fields and Inductance	141
	4.4	Impedance of an Inductor	147
	4.5	The Quasi-Static Approximation for Inductance	150
	4.6	Magnetic Field Density, B	155
	4.7	Inductance and Energy in the Magnetic Field	159
	4.8	Maxwell's Equations and Loop Inductance	163
	4.9	Internal and External Inductance and Skin Depth	167
	4.10	Loop and Partial, Self- and Mutual Inductance	172
	4.11	Uniform Round Conductors	175
	4.12	Approximations for the Loop Inductance of Round Loops	179
	4.13	Loop Inductance of Wide Conductors Close Together	182
	4.14	Approximations for the Loop Inductance	
		of Any Uniform Transmission Line	188
	4.15	A Simple Rule of Thumb for Loop Inductance	194
	4.16	Advanced Topic: Extracting Loop Inductance from the S-parameters Calculated with a 3D Field Solver	195
	4 17	The Bottom Line	202
	,	References	202
Chapter 5	Prac	tical Multi-Laver Ceramic Chin Canacitor Integration	205
	5.1	Why Use Capacitors?	205
	5.2	Equivalent Circuit Models for Real Capacitors	206
	5.3	Combining Multiple Identical Capacitors in Parallel	209
	5.4	The Parallel Resonance Frequency Between	
		Two Different Capacitors	211
	5.5	The Peak Impedance at the PRF	215
	5.6	Engineering the Capacitance of a Capacitor	220
	5.7	Capacitor Temperature and Voltage Stability	222
	5.8	How Much Capacitance Is Enough?	225
	5.9	The ESR of Real Capacitors: First- and Second-Order Models	229

	5.10	Estimating the ESR of Capacitors from Spec Sheets	234
	5.11	Controlled ESR Capacitors	238
	5.12	Mounting Inductance of a Capacitor	240
	5.13	Using Vendor-Supplied S-parameter Capacitor Models	251
	5.14	How to Analyze Vendor-Supplied S-Parameter Models	254
	5.15	Advanced Topics: A Higher Bandwidth Capacitor Model?	258
	5.16	The Bottom Line	272
		References	274
Chapter 6	Prop	erties of Planes and Capacitors	275
-	6.1	The Key Role of Planes	275
	6.2	Low-Frequency Property of Planes: Parallel Plate	
		Capacitance	278
	6.3	Low-Frequency Property of Planes: Fringe	
		Field Capacitance	279
	6.4	Low-Frequency Property of Planes: Fringe Field	205
	65	Capacitance in Power Puddles	285
	6.5	Loop Inductance of Long, Narrow Cavities	290
	6.6	Spreading Inductance in Wide Cavities	292
	6./	Extracting Spreading Inductance from a 3D Field Solver	304
	6.8	Eumped-Circuit Series and Parallel Self-Resonant	307
	69	Exploring the Features of the Series LC Resonance	312
	6.10	Spreading Inductance and Source Contact Location	315
	6.11	Spreading Inductance Between Two Contact Points	317
	6.12	The Interactions of a Canacitor and Cavities	325
	6.13	The Role of Spreading Inductance: When Does Capacitor	520
	0.15	Location Matter?	327
	6.14	Saturating the Spreading Inductance	332
	6.15	Cavity Modal Resonances and Transmission	
		Line Properties	334
	6.16	Input Impedance of a Transmission Line and Modal	240
		Kesonances	340

	6.17	Modal Resonances and Attenuation
	6.18	Cavity Modes in Two Dimensions
	6.19	Advanced Topic: Using Transfer Impedance to Probe Spreading Inductance 354
	6 20	The Bottom Line 361
	0.20	References
Chapter 7	Tam	ing Signal Integrity Problems When Signals
	Char	nge Return Planes
	7.1	Signal Integrity and Planes
	7.2	Why the Peak Impedances Matter
	7.3	Reducing Cavity Noise through Lower Impedance and Higher Damping
	7.4	Suppressing Cavity Resonances with Shorting Vias
	7.5	Suppressing Cavity Resonances with Many DC Blocking Capacitors
	7.6	Estimating the Number of DC Blocking Capacitors to Suppress Cavity Resonances
	7.7	Determining How Many DC Blocking Capacitors Are Needed to Carry Return Current
	7.8	Cavity Impedance with a Suboptimal Number of DC Blocking Capacitors
	7.9	Spreading Inductance and Capacitor Mounting Inductance
	7.10	Using Damping to Suppress Parallel Resonant Peaks Created by a Few Capacitors
	7.11	Cavity Losses and Impedance Peak Reduction408
	7.12	Using Multiple Capacitor Values to Suppress Impedance Peak
	7.13	Using Controlled ESR Capacitors to Reduce Peak Impedance Heights
	7.14	Summary of the Most Important Design Principles for Managing Return Planes

	7.15	Advanced Topic: Modeling Planes with	
		Transmission Line Circuits	419
	7.16	The Bottom Line	423
		References	425
Chapter 8	The	PDN Ecology	427
	8.1	Putting the Elements Together: The PDN Ecology and the Frequency Domain	428
	8.2	At the High-Frequency End: The On-Die Decoupling Capacitance	430
	8.3	The Package PDN	440
	8.4	The Bandini Mountain	447
	8.5	Estimating the Typical Bandini Mountain Frequency	452
	8.6	Intrinsic Damping of the Bandini Mountain	456
	8.7	The Power Ground Planes with Multiple Via Pair Contacts	460
	8.8	Looking from the Chip Through the Package into the PCB Cavity	465
	8.9	Role of the Cavity: Small Boards, Large Boards, and "Power Puddles"	469
	8.10	At the Low Frequency: The VRM and Its Bulk Capacitor	476
	8.11	Bulk Capacitors: How Much Capacitance Is Enough?	479
	8.12	Optimizing the Bulk Capacitor and VRM	483
	8.13	Building the PDN Ecosystem: The VRM, Bulk Capacitor, Cavity, Package, and On-Die Capacitance	488
	8.14	The Fundamental Limits to the Peak Impedance	492
	8.15	Using One Value MLCC Capacitor on the Board-General Features	498
	8.16	Optimizing the Single MLCC Capacitance Value	502
	8.17	Using Three Different Values of MLCC Capacitors on the Board	507
	8.18	Optimizing the Values of Three Capacitors	511

Contents

	8.19	The Frequency Domain Target Impedance Method (FDTIM) for Selecting Capacitor Values and the Minimum Number of Capacitors	514
	8.20	Selecting Capacitor Values with the FDTIM	516
	8.21	When the On-Die Capacitance Is Large and Package Lead Inductance Is Small	521
	8.22	An Alternative Decoupling Strategy Using Controlled ESR Capacitors	527
	8.23	On-Package Decoupling (OPD) Capacitors	532
	8.24	Advanced Section: Impact of Multiple Chips on the Board Sharing the Same Rail	540
	8.25	The Bottom Line	
	Refe	rences	545
Chapter 9	Tran	sient Currents and PDN Voltage Noise	547
	9.1	What's So Important About the Transient Current?	547
	9.2	A Flat Impedance Profile, a Transient Current, and a Target Impedance	550
	9.3	Estimating the Transient Current to Calculate the Target Impedance with a Flat Impedance Profile	552
	9.4	The Actual PDN Current Profile Through a Die	553
	9.5	Clock-Edge Current When Capacitance Is Referenced to Both Vss and Vdd	558
	9.6	Measurement Example: Embedded Controller Processor	562
	9.7	The Real Origin of PDN Noise—How Clock-Edge Current Drives PDN Noise	565
	9.8	Equations That Govern a PDN Impedance Peak	572
	9.9	The Most Important Current Waveforms That Characterize the PDN	577
	9 10	PDN Response to an Impulse of Dynamic Current	570
	9.10	PDN Response to a Step Change in Dynamic Current	587
	9.17	PDN Response to a Square Wave of Dynamic Current	
	2.12	at Resonance	585

	9.13	Target Impedance and the Transient and	
		AC Steady-State Responses	589
	9.14	Impact of Reactive Elements, q-Factor, and Peak	505
		Impedances on PDN voltage Noise	393
	9.15	Rogue Waves	602
	9.16	A Robust Design Strategy in the Presence of Rogue Waves.	610
	9.17	Clock-Edge Current Impulses from Switched Capacitor Loads	613
	9.18	Transient Current Waveforms Composed of a Series of Clock Impulses	622
	9.19	Advanced Section: Applying Clock Gating, Clock Swallowing, and Power Gating to Real CMOS Situations	629
	9.20	Advanced Section: Power Gating	633
	9.21	The Bottom Line	638
]	References	640
Chapter 10	Putti	ng It All Together: A Practical Approach	
1	to PD	DN Design	643
	10.1	Reiterating Our Goal in PDN Design	643
	10.1 10.2	Reiterating Our Goal in PDN Design Summary of the Most Important Power	643
	10.1 10.2	Reiterating Our Goal in PDN Design Summary of the Most Important Power Integrity Principles	643 645
	10.1 10.2 10.3	Reiterating Our Goal in PDN Design Summary of the Most Important Power Integrity Principles Introducing a Spreadsheet to Explore Design Space	643 645 654
	10.1 10.2 10.3 10.4	Reiterating Our Goal in PDN Design Summary of the Most Important Power Integrity Principles Introducing a Spreadsheet to Explore Design Space Lines 1–12: PDN Input Voltage, Current, and Target Impedance Parameters	643 645 654 658
	10.1 10.2 10.3 10.4 10.5	Reiterating Our Goal in PDN Design Summary of the Most Important Power Integrity Principles Introducing a Spreadsheet to Explore Design Space Lines 1–12: PDN Input Voltage, Current, and Target Impedance Parameters Lines 13–24: 0th Dip (Clock-Edge) Noise and On-Die Parameters	643 645 654 658 658
	10.1 10.2 10.3 10.4 10.5	Reiterating Our Goal in PDN Design Summary of the Most Important Power Integrity Principles Introducing a Spreadsheet to Explore Design Space Lines 1–12: PDN Input Voltage, Current, and Target Impedance Parameters Lines 13–24: 0th Dip (Clock-Edge) Noise and On-Die Parameters Extracting the Mounting Inductance and Resistance	643 645 654 658 661 665
	10.1 10.2 10.3 10.4 10.5 10.6 10.7	Reiterating Our Goal in PDN Design Summary of the Most Important Power Integrity Principles Introducing a Spreadsheet to Explore Design Space Lines 1–12: PDN Input Voltage, Current, and Target Impedance Parameters Lines 13–24: 0th Dip (Clock-Edge) Noise and On-Die Parameters Extracting the Mounting Inductance and Resistance Analyzing Typical Board and Package Geometries for Inductance	643 645 654 658 661 665 674
	10.1 10.2 10.3 10.4 10.5 10.6 10.7 10.8	Reiterating Our Goal in PDN Design Summary of the Most Important Power Integrity Principles Introducing a Spreadsheet to Explore Design Space Lines 1–12: PDN Input Voltage, Current, and Target Impedance Parameters Lines 13–24: 0th Dip (Clock-Edge) Noise and On-Die Parameters Extracting the Mounting Inductance and Resistance Analyzing Typical Board and Package Geometries for Inductance The Three Loops of the PDN Resonance Calculator (PRC) Spreadsheet	643 645 654 658 661 665 674
	10.1 10.2 10.3 10.4 10.5 10.6 10.7 10.8	Reiterating Our Goal in PDN Design Summary of the Most Important Power Integrity Principles Introducing a Spreadsheet to Explore Design Space Lines 1–12: PDN Input Voltage, Current, and Target Impedance Parameters Lines 13–24: 0th Dip (Clock-Edge) Noise and On-Die Parameters Extracting the Mounting Inductance and Resistance Analyzing Typical Board and Package Geometries for Inductance The Three Loops of the PDN Resonance Calculator (PRC) Spreadsheet The Performance Figures of Merit	643 645 654 658 661 665 674 677 682
	10.1 10.2 10.3 10.4 10.5 10.6 10.7 10.8 10.9	Reiterating Our Goal in PDN Design Summary of the Most Important Power Integrity Principles Introducing a Spreadsheet to Explore Design Space Lines 1–12: PDN Input Voltage, Current, and Target Impedance Parameters Lines 13–24: 0th Dip (Clock-Edge) Noise and On-Die Parameters Extracting the Mounting Inductance and Resistance Analyzing Typical Board and Package Geometries for Inductance The Three Loops of the PDN Resonance Calculator (PRC) Spreadsheet The Performance Figures of Merit	643 654 654 658 661 665 674 677 682 685

Contents

10.1	1 Using a Switched Capacitor Load Model to Stimulate the PDN	694
10.1	2 Impulse, Step, and Resonance Response for Three-Peak PDN: Correlation to Transient Simulation	696
10.1	3 Individual q-factors in Both the Frequency and Time Domains	703
10.1	4 Rise Time and Stimulation of Impedance Peak	710
10.1	5 Improvements for a Three-Peak PDN: Reduced Loop Inductance of the Bandini Mountain and Selective MLCC Capacitor Values	718
10.1	6 Improvements for a Three-Peak PDN: A Better SMPS Model	722
10.1	7 Improvements for a Three-Peak PDN: On-Package Decoupling (OPD) Capacitors	724
10.1	8 Transient Response of the PDN: Before and After Improvement	731
10.1	9 Re-examining Transient Current Assumptions	736
10.2	0 Practical Limitations: Risk, Performance, and Cost Tradeoffs	739
10.2	1 Reverse Engineering the PDN Features from Measurements	740
10.2	2 Simulation-to-Measurement Correlation	747
10.2	3 Summary of the Simulated and Measured PDN Impedance and Voltage Features	754
10.2	4 The Bottom Line	757
Refe	rences	759
Index		761

xvii

PREFACE

The Focus of This Book

Power integrity is a confusing topic in the electronics industry—partly because it is not well-defined and can encompass a wide range of problems, each with their own set of root causes and solutions. There is universal agreement that the field of power integrity includes everything from the voltage regulator module (VRM) to the on-die core power rails and on-die capacitance.

Between the VRM and die are interconnects on the package and board, which often carry discrete capacitors with their associated mounting inductance. The power distribution network (PDN) refers to all interconnects (usually inductive), the intentional energy storage devices (usually capacitive), and loss mechanisms (damping) between the VRM and the on-die Vdd-Vss power rails.

Power integrity is all about the quality of the power seen by the circuits on the die. What about noise created on the board power and ground planes by signals passing through cavities? Is this a signal integrity problem or a power integrity problem? Is the voltage noise generated by I/O switching currents and seen by the on-die Vcc and Vss rails a power integrity or signal integrity problem? Current that comes in through the common package lead inductance, which is ultimately connected to the VRM, generates this noise, which is sometimes referred to as switching noise or ground bounce.

This gray area between signal and power integrity has a profound impact on solutions that are offered for "power integrity" problems. Adding decoupling capacitors on the board often provide a solution for reducing Vdd core noise but seldom improve the cavity noise induced by high bandwidth signals. In general, board-level capacitors offer little or no improvement to return-plane bounce noise. In some cases, the parallel resonances they create can actually increase the cavity-to-signal cross talk.

The first step to solving a problem is to clearly identify the problem and then correctly identify its root cause. A well-defined problem is often only a few steps away from a solution. Efficient solutions to problems are developed based on the actual root cause.

This book focuses on the specific power integrity problems related to noise on the Vdd rail, which powers the on-die core logic and enables it to perform functions. The gates powered by the on-die Vdd rail switch signals that communicate to other gates on the same die, and do not necessarily travel off die as I/O. Transient current caused by core activity causes noise on the Vdd rail, which is sometimes referred to as "self-aggression." The principles, analysis methods, and recommended best design practices to minimize this problem can also apply to other signal integrity, power integrity, and EMI problems; however, the focus in this book is on self-aggression of the Vdd rail.

Other Power Integrity or Signal Integrity Problems and Solutions

The term "power integrity" paints with too broad a brush to address all problems with general design recommendations. Instead, we need clear identification of the specific problem we are trying to solve, along with best design practices for each specific problem.

Some peripheral problems in a complete system design are sometimes categorized as power integrity:

- Noise on the Vcc-Vss rails from I/O switching, ground bounce, and switching noise: self-aggression by the Vcc rails
- Noise on the VRM output from its changing load impedance: self-aggression by the VRM
- Signal distortion as it travels through return path discontinuities: self-aggression by signals paths
- Noise from the power rails and VRM transferring onto and polluting the board-level PDN interconnects
- Cross talk between the voltage noise on the package and board-level PDN interconnects from all sources, coupling onto a Vdd rail
- Cross talk between the voltage noise on the package and board-level PDN interconnects from all sources, coupling to an I/O power rail

хх

• Cross talk between the voltage noise on the package and board-level PDN interconnects and a signal which couples to the PDN

Each of these problems has a very different root cause and a different set of best design practices to reduce their impact. These topics are sometimes lumped under the signal integrity umbrella and sometimes the power integrity umbrella.

To avoid the possible confusion of assuming all power integrity problems are the same—and hence one set of solutions apply to all problems—engineers and designers should get in the habit of carefully articulating which problem is being addressed rather than using the general heading of power integrity or signal integrity.

A wealth of PDN design recommendations are offered in publications, at conferences, or by your favorite uncle. Blindly following any of them is dangerous. Unfortunately, many recommendations are either wrong or contradictory. This is partly because they are oriented toward only one of the specific problems listed above, but incorrectly generalized as the cure for all power integrity problems.

Be specific about the problem, the root cause, and the recommended best design practices.

Meeting the Challenge of Robust PDN Design

A poorly designed PDN can result in the product failing, usually at the worst possible time. PDN failures are difficult to diagnose because they are hard to reproduce. Sometimes they result from a very specific combination of microcode running a specific set of problems. This makes it difficult to "test in the quality" of a PDN. A robust PDN must be designed in.

Some PDNs may actually be robust with no additional considerations on the board other than a low impedance VRM. Other PDNs may require very specific combinations of capacitor values mounted in very specific positions, and then only run restricted microcode to be robust.

Every PDN is unique and has its own story. Each has its own combination of performance requirements, chip features, microcode, and design constraints on cost, performance, risk, and schedule. This makes it difficult to efficiently design a robust PDN by just following someone else's best design principles. That's where a solid design methodology plays an important role. A common answer to many questions in any engineering field, including power integrity, is "...it depends." The only way to answer "...it depends" questions is by clearly defining the problem and then putting in the numbers and performing analysis of the specific problem, the root cause, and the various solution options.

The most efficient design process for the PDN (and most aspects of highperformance product design) so that there is a high probability of "getting it right the first time" is based on four elements:

- Start with the established best design practices.
- Understand the essential principles of how signals interact with interconnects—basically the principles of applied Maxwell's Equations.
- Identify the common problems to avoid and their root causes.
- Leverage analysis tools to efficiently explore design space and find the appropriate cost-performance-risk-schedule tradeoffs for each specific product's details and constraints.

The goal for many projects is to find an acceptable design that meets the performance objectives at acceptable cost, risk, and schedule.

This book is designed to be a handbook for the practicing power integrity engineer to establish a firm foundation in the principles of power integrity, identify the root cause of the common problems found in PDN design, follow the best design practices, and perform engineering trade-off analysis to balance cost, performance, schedule, and risk.

Who This Book Is Really For

As with all books in the Prentice Hall "Simplified" series, *Principles of Power Integrity for PDN Design—Simplified* minimizes the mathematical formalism to reveal the important engineering principles behind power integrity. If you are looking for detailed mathematical derivations and complicated numerical simulations, look elsewhere.

This is not to say that mathematical rigor is not important—every student of electrical engineering should have studied this in college. As a practicing engineer, being able to apply these principles to solve real problems is often more important than deriving every detail from Maxwell's Equations.

This book is based on a specific design methodology for high-performance systems. The starting place is to use established best design principles.

Unfortunately, every design is custom, they each have their own story. They each have their own set of performance goals and cost, risk, and schedule constraints. This means you cannot blindly follow every design guideline, but must use your engineering judgement.

This does not mean grab your 3D full-wave simulator and simulate everything. This would be an incredibly inefficient process with no guarantee of successfully converging on an acceptable solution.

The basis of engineering judgement is understanding the essential principles—which are really applied Maxwell's Equations—identifying the problems to avoid and their root cause, and leveraging analysis tools to efficiently explore design space to find an acceptable answer. This book is a guideline for applying this methodology to designing robust PDN systems.

As two experts in the signal and power integrity fields, with more than 70 years of engineering experience between us, we have distilled into this book what we consider to be the most important engineering principles upon which power integrity engineering is based.

Our experience is based on having personally worked on many designs, helping many engineers, and having to rescue many failed designs. We've seen the consequence of carrying around misconceptions based on a recommendation from the person you sat next to on your last airplane flight who has a nephew who once built a board that worked so must have done it correctly.

Engineers involved in the design process must become their own expert and not rely on what the last expert they talked to said about a product that has nothing to do with the one they are currently working on.

Enough mathematics is included to accelerate a practicing engineer up the learning curve to immediately perform trade-off analysis and identify what is important—and equally of value—what is not important.

Equations are used as a shorthand to clarify which terms are important and how they combine to influence the result. They are used to restate the principle with more detail. They are the first line of attack when "putting in the numbers."

Where possible, we show examples of simple simulations to illustrate the analytical approximations. Where appropriate, measurements from test vehicles and real systems are introduced to provide an anchor to reality that these principles actually work, as long as they are applied with good engineering judgement.

If PDN design is in your future, you'll find this book essential to your success.

Five Features That Make This Book Easy to Navigate

To engineer a more efficient process for using this book, we've incorporated five valuable features.

As with all books in the Prentice Hall Simplified series, we've tried hard to take the complexity of real-world problems and break them down to their simplest form to identify the essential principles and how they apply. Approximations are included as a way of quantifying the principles and applying them to specific problem examples. They are a first step to help calibrate our engineering judgement so we can make sense of simulation results.

Where possible, the results of an analysis are shown graphically in figures. The figures with their extended captions tell a story in parallel with the text and equations.

In each section, we've pulled out what we consider to be some of the most important conclusions or observations as TIPS. These reinforce the section's essences and make it easy when skimming the book to pick up or recall the highlights.

At the end of each chapter we've added "The Bottom Line" as a quick 10-point summary of the chapter's most important points. After reading the chapter, the 10 points should be obvious and expected.

Finally, the PDN resonance calculator spreadsheet used extensively in the last chapter is available on the book's companion web site at informit.com/ title/9780132735551 and on the www.beTheSignal.com web site. Additional supplemental information on power integrity is available on these two web resource sites.

Outline for This Book

Principles of Power Integrity for PDN Design—Simplified is organized as a training manual for the power integrity engineer to learn the strategies, tactics, essential principles, and skills for successful PDN design.

Chapter 1, "Engineering the Power Delivery Network," provides a brief perspective on what the PDN is and why engineering a low impedance is so important. We introduce the idea of the impedance profile as an important design feature and indicator of PDN performance. We also introduce the most important figure of merit to describe the PDN design goal—the target impedance. Our goal is to engineer a PDN impedance profile below the target impedance with acceptable cost, risk, and meet performance and schedule targets. Chapter 2, "Essential Principles of Impedance for PDN Design," provides a thorough review of impedance, which is the fundamental basis of evaluating a robust PDN. In particular, the properties of series and parallel RLC circuits are reviewed. These circuits determine the fundamental features of the PDN impedance profile. Simulation of the impedance profile of a collection of components is introduced as an essential skill. We show how any free version of a SPICE simulator can be used as an impedance analyzer.

Chapter 3, "Measuring Low Impedance," introduces measurement techniques for low impedance. Typical PDN target impedances range from 1Ω to lower than $1 \text{ m}\Omega$. Special techniques are used to measure the very low impedance of components and the entire PDN ecology.

Chapter 4, "Inductance and PDN Design," covers the essence of inductance, what it is, how it is affected by physical design, and how to estimate the loop inductance from physical design features. Engineering low loop inductance in the PDN interconnects is an important way to reduce peak impedances. When inductance cannot be eliminated, it is important to know how much there is so that its impact can be evaluated.

Chapter 5, "Practical Multi-Layer Ceramic Chip Capacitor Integration," reviews the properties of capacitors and how they behave individually and together. They are the primary component used to sculpt the impedance profile and manage the peaks. The five general tactics to reducing peak impedances from combinations of capacitors are introduced. In particular, the critical step of engineering low mounting inductance is introduced.

Chapter 6, "Properties of Planes and Capacitors," introduces the properties of critically important power and ground planes in the PDN interconnect, and how the capacitors interact with the planes. The most important property of the planes—the spreading inductance—is explored in detail. In addition, we show that the plane cavity resonances are not important at all for the quality of power seen by die circuits.

Chapter 7, "Taming Signal Integrity Problems When Signals Change Return Planes," explores another function of PDN interconnects: to provide a low impedance for the signal return currents. Switching noise, a form of ground bounce, is a problem that results in noise on the planes when signals pass through them. This is the realm of signal integrity and is separate and distinct from power integrity. Because the root cause of switching noise is different from PDN noise on the core Vdd rails, the solutions are very different. We are careful to distinguish this important signal integrity problem from power integrity. Chapter 8, "The PDN Ecology," addresses the most important PDN feature: the peak impedance created by the on-die capacitance and the package lead inductance, and what can be done at the board level to reduce this peak. We show how to leverage all the design principles introduced up to this point to overcome the limitations created by this peak.

Chapter 9, "Transient Currents and PDN Voltage Noise," describes the features of the current drawn by CMOS circuitry, and how this current spectrum interacts with the PDN impedance profile. Three important transient current waveforms are introduced: a clock-edge impulse, a step transient current, and a repetitive square wave of current. These waveforms interact with different PDN features. Most importantly, we show how the three elements impedance profile, transient current, and stimulated voltages—all interact. Knowing any two elements enables us to evaluate the third.

Chapter 10, "Putting It All Together: A Practical Approach to PDN Design," brings together all the principles and processes to illustrate how to design the specific features in the PDN to meet the performance goals. In particular, a simple spreadsheet–based analysis technique is introduced, which dramatically speeds up the process of creating a first-pass design. We walk through a few design scenarios and show an example of the power of the principles introduced in this book. From measured data, PDN parameters are developed that match measured performance incredibly well.

Larry Smith and Eric Bogatin January, 2017

Register your copy of *Principles of Power Integrity for PDN Design— Simplified* at informit.com for convenient access to downloads, updates, and corrections as they become available. To start the registration process, go to informit.com/register and log in or create an account.* Enter the product ISBN, 9780132735551, and click Submit. Once the process is complete, you will find any available content under "Registered Products."

*Be sure to check the box that you would like to hear from us in order to receive exclusive discounts on future editions of this product.

ACKNOWLEDGMENTS

The authors gratefully acknowledge the time and hard work of our reviewers who provided important comments and feedback on what worked and what didn't in the initial draft. They helped to make this book more valuable to our readers. Our thanks to Todd Hubing, Chris Padilla, Jay Diepenbrock, and Istvan Novak.

ABOUT THE AUTHORS



Larry D. Smith is a Principal Power Integrity Engineer at Qualcomm. Prior to joining Qualcomm in 2011, he worked at Altera from 2005 to 2011 and Sun Microsystems from 1996 to 2005, where he did development work in the field of signal and power integrity. Before this, he worked at IBM in the areas of reliability, characterization, failure analysis, power supply and analog circuit design, packaging, and signal integrity. Mr. Smith received the BSEE degree from Rose-Hulman Institute of Technology and the MS degree

in material science from the University of Vermont. He has more than a dozen patents and has authored numerous journal and conference papers.



Eric Bogatin is currently the Dean of the Teledyne LeCroy Signal Integrity Academy, at www.beTheSignal .com, an Adjunct Professor at the University of Colorado—Boulder in the ECEE department, and editor of the *Signal Integrity Journal* (www .SignalIntegrityJournal.com). Bogatin received his BS in physics from MIT and MS and PhD in physics from the University of Arizona in Tucson. He has held senior engineering and management positions at Bell Labs, Raychem, Sun Microsystems, Ansoft, and Interconnect Devices. He has written six technical books in the field and presented classes and lectures on signal integrity worldwide. In 2011, his company Bogatin Enterprises, which he founded with his wife Susan in 1990, was acquired by Teledyne LeCroy. After concluding his live public classes in 2013, he devoted his efforts into creating the Signal Integrity Academy, a web portal to provide all of his classes and training content online for individuals and for companies. In addition to lecturing and writing on signal and power integrity topics, Bogatin also writes science fiction novels. The first in a series, *Shadow Engineer*, was published in 2016.

CHAPTER 1

Engineering the Power Delivery Network

1.1 What Is the Power Delivery Network (PDN) and Why Should I Care?

The power delivery network consists of all the interconnects in the power supply path from the voltage regulator modules (VRMs) to the circuits on the die. Generally, these include the power and ground planes in the boards, cables, connectors, and all the capacitors associated with the power supply. Figure 1.1 is an example of a typical computer board with multiple VRMs and paths delivering the power and ground to the pads of all the active devices.



Figure 1.1 A typical computer motherboard with multiple VRMs and active devices. The PDN includes all the interconnects from the pads of the VRMs to the circuits on the die.

The purpose of the PDN is to

- Distribute low-noise DC voltage and power to the active devices doing all the work.
- Provide a low-noise return path for all the signals.
- Mitigate electromagnetic interference (EMI) problems without contributing to radiated emissions.

In this book, we focus on the first role of the PDN: to distribute a DC voltage and power to all the active devices requiring power and to keep the noise below an acceptable level. Unsuccessful noise control on the PDN will contribute to contraction of the eye of any signal. The amplitude of the eye in the vertical direction collapses from voltage noise. The time of the signal crossing a reference spreads out in the horizontal direction creating jitter and reduction of the eye opening. Internal core circuits might suffer setup and hold-time errors, leading to functional failures.

TIP The consequence of not correctly designing the PDN is increased bit error ratios from enhanced vertical noise and jitter on both I/O circuits and internal-to-the-chip circuits. Excessive horizontal noise in core circuits might lead to setup and hold-time violations.

Depending on the circuit of the switching gates, the PDN noise will add to the signal coming from the transmitter (TX). This can also appear as noise on the voltage reference at the receiver (RX). In both cases, the PDN noise will reduce the noise margin available from other sources.

Figure 1.2 shows an example of the measured voltage noise between the core power and ground (Vdd and Vss) rails on a microprocessor die at three different on-die locations and two different voltage rails. In this example, the voltage noise is 125 mV. In many circuits, a large fraction of this voltage noise will appear superimposed on the signal at the RX.



Figure 1.2 Example of the noise between the Vdd and Vss rails in a microprocessor running at 300 MHz clock, measured at three different locations. More than 125 mV of noise is present.

Even if this noise by itself is not enough to cause a bit failure, it will contribute to eye closure, and with the other noise sources might result in a failure.

Voltage noise on the power rails of the chips also affects timing. The propagation delay, the time from which an input voltage transition propagates

through the sequence of gates contributing to an output voltage transition, depends on the instantaneous voltage level between the In CMOS technology, the higher the drain-to-source voltage, the larger the electric fields in the channels and the shorter the propagation delay. Likewise, the lower the Vdd to Vss voltage, the longer the propagation delay.

4

This means that voltage noise on the Vdd to Vss rails on die directly contributes to timing variations in the output signals called jitter. A higher voltage on the Vdd rail "pulls in" a clock edge, whereas a lower rail voltage "pushes out" a clock edge. Figure 1.3 is an example of the measured jitter induced on a high-end FPGA test chip from voltage noise on the PDN.



Figure 1.3 Measured jitter on a clock signal in the presence of Vdd to Vss voltage noise.

In this example, a clock distribution net shares the Vdd rail with a number of other gates. These gates were switching with a pseudo-random bit sequence (PRBS), drawing large currents from the PDN and generating large transient voltage noise. This voltage noise, as applied to the clock distribution network gates, caused timing variations in the clock signal. The period jitter measurement, the period of time from one clock edge to the next clock edge, appears as the period of each clock. This measurement demonstrates the direct correlation between the voltage noise on the die and the jitter on the clock.

In this example, the sensitivity of the jitter from PDN noise is about 1 ps of jitter per mV of voltage noise. A 100 mV peak-to-peak PDN noise would contribute to 100 ps peak-to-peak jitter. In a 2 GHz clocked system, the period is only 500 psec. The jitter from the PDN noise alone would consume the entire timing budget.

TIP In this example, the jitter sensitivity to PDN noise is about 1 ps/mV. This is a rough estimate of the sensitivity to expect in many devices.

1.2 Engineering the PDN

To meet both voltage noise and the timing budgets, the voltage noise on the PDN must be kept below some specified value. Depending on the system details, this voltage noise limit is roughly about $\pm 5\%$ of the supply voltage. In typical CMOS-based digital systems with single-ended signals, the total noise margin for the receiver is about 15% of the signal swing. Unless there is a compelling reason not to do so, we usually partition this budget equally between the three dominate sources of noise: reflection noise, crosstalk, and PDN noise. This is the origin of the typical specification being 5% PDN noise allowed.

In some applications, such as analog-to-digital converters (ADCs) or phase locked loops (PLLs), performance is very sensitive to voltage noise and the PDN noise must be kept below 1%. The voltage noise must be kept below the limits from DC all the way up to the bandwidth of the signals, which might be as high as 5 GHz to 10 GHz.

As with all signal integrity problems, the first step in eliminating them is to identify the root cause. At low frequency, the voltage noise across the PDN is usually due to the voltage noise from the VRM and so the first step in PDN design is selecting a VRM with low enough voltage noise under a suitable load current. However, even with the world's most stable VRM, voltage noise still exists on the pads of the die. This arises from the voltage drop across the impedance of the entire PDN from transient power currents through the gates on the die. Between the pads of the VRM and the pads on the die are all the interconnects associated with the PDN. We refer to this entire network as the *PDN ecology*.

TIP The PDN ecology is the entire series of interconnects from the pads on the die to the pads of the VRM. These all interact to create the impedance profile applied to the die and influence PDN noise.

As applied to the pads of the die, these interconnects contribute to an impedance profile. Figure 1.4 shows a typical example.



Figure 1.4 Example of an impedance profile of the entire PDN ecology, as applied to the pads of the die.

Any transient currents through this impedance profile generates voltage noise on the pads of the chip, independent of the VRM stability.

For example, Figure 1.5 shows the transient current spectrum drawn by the core power rail for a device when executing a specific microcode. Superimposed on the current spectrum is the impedance profile through which this current flows. The combination of the current amplitude and impedance at each frequency generates a voltage noise spectrum. This noise spectrum, when viewed in the time domain, results in a transient voltage noise.
Engineering the PDN



Figure 1.5 *Left Side:* PDN impedance profile and transient current spectrum result in acceptable voltage noise. *Right Side:* Slight change in current spectrum gives unacceptable voltage noise.

The left side of Figure 1.5 shows the transient current spectrum, PDN impedance profile, and resulting voltage noise on the power rail. This combination of current spectral peaks and impedance peaks results in acceptable noise. On the right is the same impedance profile, but with slightly different microcode algorithm driving the same gates at a slightly different frequency. A current spectral peak ended up overlapping a larger impedance peak and generating a rail voltage noise above the acceptable limit.

The actual voltage noise generated by the transient current through the impedance profile depends on the overlap of the current frequency components and the peaks in the impedance profile. If the voltage noise is below a specified level, PDN induced errors will not occur. If the microcode changes resulting current amplitude peaks and frequency component changes, their overlap with impedance peaks might create more voltage noise and product failure.

7

TIP The noise on the PDN depends as much on the impedance profile applied to the die as the spectrum of the transient current through the die. Microcode details and gate utilization have a strong impact on the PDN noise generated.

1.3 "Working" or "Robust" PDN Design

The variability in performance due to the specific microcode driving the switching of on-die gates makes testing a product for adequate PDN design difficult. A product might work just fine at boot up, or when running a specific software test suite if the combination of current spectral peaks and impedance peaks results in less than the specified transient noise. The product design may "pass" this test and be stamped as "working."

However, if another software suite were to run that drives more gates and causes them to switch at a different dominant loop frequency, which coincidently overlaps a peak in the PDN impedance profile, larger instantaneous voltage drops might result and the same product could fail.

Although having the product boot up, run a test suite and apparently work is encouraging, it does not guarantee "robust" operation. Products often "work" in evaluation but have field failures when driven by a broad range of customer software.

A robust PDN design means that any software code may run and generate the maximum transient current at any arbitrary frequency with any time domain signature. The resulting worst-case voltage generated by this current through the impedance profile is always less than an amount that would cause a failure.

The combination of the worst-case transient current and the voltage noise specification work together to set a limit for the maximum allowable PDN impedance such that the voltage noise will never exceed the specification.

This maximum allowable PDN impedance with guaranteed performance is referred to as the *target impedance* in PDN design, and we derive it with [1]

$$Z_{\text{target}} = \frac{\Delta V_{\text{noise}}}{I_{\text{max-transient}}}$$
(1.1)

where

 Z_{target} = the maximum allowable PDN impedance at any frequency

 ΔV_{noise} = the maximum specified voltage rail noise to meet performance requirements

 $I_{max-transient}$ = the worst-case transient current under any possible operation

For example, if the noise spec is set as $\pm 50 \text{ mV}$ and the worst-case transient current is 1 A, the target impedance is

$$Z_{\text{target}} = \frac{\Delta V_{\text{noise}}}{I_{\text{max-transient}}} = \frac{0.05V}{1A} = 50 \text{ m}\Omega$$
(1.2)

If either ΔV_{noise} or $I_{\text{max-transient}}$ is a function of frequency, then Z_{target} is a function of frequency.

In principle, the combination of the entire spectral distribution of currents and the entire impedance profile is what creates the worst-case peak voltage noise. Unfortunately, this can only be determined with a transient simulation including the details of the transient current waveform and the impedance profile of the entire PDN. In practice, the target impedance is a useful approximation as a figure of merit to help focus the design of the PDN on a good starting place.

TIP The target impedance is a useful figure of merit for the PDN. It is a good approximation of a design goal for a robust PDN design. The final evaluation of robust PDN design would come from a transient simulation of the entire PDN and the transient current waveforms.

A fully robust PDN is defined by this target impedance. If the impedance of the entire PDN ecology, as applied to the pads of the die, is below the target impedance at all frequencies, the maximum worst-case rail collapse noise generated by the transient current flowing through the PDN impedance will not exceed the noise spec except in a very rare rogue wave situation. Figure 1.6 shows an example of the impedance profile below the target impedance of $50 \text{ m}\Omega$ at all frequencies and an example of the resulting rail voltage noise with a high current load.

TIP The target impedance is the most important metric when evaluating PDN performance. The farther the PDN impedance is above the target impedance, the greater the risk of a failure.



Figure 1.6 *Top:* The impedance profile of the PDN ecology engineered to be below the target impedance from DC up to a very high bandwidth. *Bottom:* The resulting Vdd rail noise under large transient current load showing the noise is always below the 5% spec limit. The square wave trace is the transient current as driven by a clock. It is plotted on a relative scale.

In practice, the maximum, worst-case transient current through the die will not be flat at all frequencies. The maximum current amplitude generally drops off at the high-frequency end, related to how quickly the maximum number of switching gates can be turned on. The precise details depend on the chip architecture, the number of bits in the pipeline, and the nature of the microcode. The effective rise time could be from the rise time of the clock edge to 100 clock cycles.

For example, if the clock frequency is 2 GHz, with a 0.5 ns clock period, and the maximum number of switching gates requires 20 cycles to build up, the shortest rise time for the turn on of the worst-case transient current would be $0.5 \text{ ns} \times 20$ cycles = 10 ns. The amplitude of the maximum transient current frequency components will begin to roll off above about 0.35/10 ns = 35 MHz.

Above 35 MHz, the worst-case transient current spectrum would drop off at -20 dB/decade and the resulting target impedance would increase with frequency. The target impedance, in this example, assuming a 50 mV rail voltage noise spec and worst-case current amplitude of 1 A, is shown in Figure 1.7.



Figure 1.7 Target impedance when the transient current turns on in 20 clock cycles to a maximum of 1 A.

The consequence of this behavior is that the target impedance spec is relaxed at higher frequency. Estimating where this knee frequency begins is often difficult unless we know the details of the transient current and worstcase microcode.

This analysis points out that, in practice, accurately calculating the transient currents and the precise requirements for the target impedance of the PDN is extremely difficult. One must always apply engineering judgment in translating the information available into the requirements for a cost-effective design.

The process to engineer the PDN is to

- Establish a best guess for the target impedance based on what is known about the functioning and applications of the chips.
- Make engineering decisions to try to meet this impedance profile where possible.
- Balance the trade-offs between the cost of implementing the PDN impedance compared to the target impedance, and the risk of a field failure.

A rough measure of the risk of a failure of circuits to run at rated performance is the ratio of the actual PDN impedance to the target impedance, termed the *PDN ratio*:

PDN ratio =
$$\frac{\text{Actual PDN Impedance}}{\text{Target Impedance}}$$
 (1.3)

A ratio of less than 1 indicates low risk of a PDN-related failure. As this ratio increases, the risk increases as well. From practical experience, a ratio of 2 might still offer an acceptable risk, but a ratio of 10 will almost surely result in unacceptable risk. Even though many microcodes run at rated performance, some are likely to stimulate the PDN resonance and generate product stability issues.

Generally, achieving a lower impedance PDN, and consequently a lower risk ratio, costs more either due to more components required, tighter assembly design rules impacting yield, more layers in the board or package, increased area for die capacitance, or the use of more expensive materials. The balance between cost and risk is often a question of how much risk you are comfortable with. By paying more for added design margin, you can always "buy insurance" and reduce the risk. This is the fundamental trade-off in PDN design.

TIP An important metric of risk in PDN design is the PDN ratio, which is the ratio of the peak impedance to the target impedance. A PDN ratio of 2 or lower is a low risk whereas a PDN ratio of 10 or more is a high risk.

In consumer applications, often strongly cost driven, engineering for a higher risk ratio with a lower cost design might be a better balance. However, in avionic systems, for example, paying extra for a risk ratio less than 1 might be the cost-effective solution. Different applications have a different balance between cost and risk ratio.

1.4 Sculpting the PDN Impedance Profile

The goal in PDN design is to engineer an acceptable impedance profile from DC to the highest frequency component of any power rail currents. All the elements of the PDN should be engineered together to sculpt the

12

impedance profile of the entire ecology. Although many elements interact, assigning some features of the PDN impedance profile to specific features in the PDN design is possible.

Figure 1.8 shows a simplified schematic of the entire PDN ecology. This includes the on-die capacitance, the possibility of on-package capacitors, the package lead inductance, the circuit board vias, the power and ground planes in the circuit board, decoupling capacitor, bulk capacitors, and VRM.



Figure 1.8 *Top:* Simplified schematic of the PDN ecology showing the major elements. *Bottom:* Resulting impedance profile identifying how specific design features contribute to specific impedance features. On the horizontal scale "x" is MHz.

Isolating functions of some PDN elements enables us to optimize parts of the PDN independent of the others, as long as we always pay attention to the interfaces where the impedance of one element interacts with the impedance of another. This is why so much of PDN design is about the interfaces between the parts. In the journey ahead, we explore each of these elements that make up the PDN and how they interact to result in a robust and cost-effective PDN design. Ultimately, the power integrity engineer is responsible for finding an acceptable balance between cost, risk, performance, and schedule. The more we know about the details of the specific PDN elements, the more quickly we can reach an acceptable solution.

1.5 The Bottom Line

- 1. The PDN consists of all the interconnects from the pads on the die to the VRM and all of the components in between.
- **2.** The purpose of the PDN is to provide a clean, low-noise voltage and ground supply to the devices and a low impedance return path for signals, and to mitigate EMC problems.
- **3.** The typical noise spec on the PDN of 5% tolerance is based on an allocation of 1/3 the noise budget to each of the main sources of noise: reflection noise, cross talk, and PDN.
- **4.** Voltage noise on the PDN is a result of transient power currents passing through the impedance of the PDN. The amount of noise is due to the combination of the impedance profile and the transient current spectrum.
- **5.** Noise on the PDN can contribute to jitter. A typical value of the sensitivity is 1 psec/mV of noise. This number varies depending on the chip design and device technology node.
- 6. The impedance profile, as applied to the chip pads, is the most important metric for the quality and performance of the PDN. This is from DC to the highest frequency components of the switching signals.
- 7. The target impedance is a measure of the maximum impedance, which will keep the worst-case voltage noise below the acceptable spec.
- **8.** The PDN ratio is the ratio of the actual PDN peak impedance to the target impedance. It is a good metric of risk. A PDN ratio greater than 10 is a high-risk design.
- **9.** Sculpting the impedance profile requires optimizing both the individual elements of the PDN and their interactions. The entire PDN ecology must be optimized to reduce the peak values.
- 10. If you care about PDN design, this book is for you.

REFERENCE

 L. D. Smith, R. E. Anderson, D. W. Forehand, T. J. Pelc, and T. Roy, "Power distribution system design methodology and capacitor selection for modern CMOS technology," *IEEE Trans. Adv. Packag.*, vol. 22, no. 3, pp. 284–291, 1999.

NDEX

Numbers

0th droop. See clock edge current 1-inch diameter copper loop, measuring impedance of, 102–105 1st droop, 661 2nd droop, 661 3D field solver 0th droop, 195–202 extracting spreading inductance from, 304–306 4-point Kelvin resistance measurement technique, 93–95 182 nF ideal capacitor, 27–29 0603 multilayer ceramic chip (MLCC) capacitor, 27

Α

A_{conductor}, 343, 370 A_{dielectric}, 344, 370 abAmps, 146 abHenrys, 146 AC steady state responses, 589–595 AC tolerance, 660 ADCs (analog-to-digital converters), 5 ADS (Advanced Design System), 22, 84–85

Agilent Technologies, 22 Ampere's Law, 168 analog-to-digital converters (ADCs), 5 approximations, inductance parallel plate approximation for loop inductance, 183 round loop inductance, 179-182 uniform transmission line inductance, 188 - 193artifacts in impedance measurements, 105 - 109measured inductance of a via, 109-114 small MLCC capacitor on board, 114-119 $A_{total}, 343$ attenuation, modal resonance and, 343-347

В

B (magnetic field density), 155–159 back emf (electromotive force), 149 ball grid array (BGA), 240 Bandini Fertilizer Company, 448 Bandini Mountain characteristic impedance, 456–457 frequency, 452–456

intrinsic damping, 456–460 overview of, 447–452 peak impedance, 451–452, 494 reduced loop inductance, 718–722 BGA (ball grid array), 240 boundary conditions, 337–338 building PDN (power delivery network) ecology, 488–492 bulk capacitance, 225–229 minimum amount of capacitance required, 478–483 optimizing, 483–487

С

capacitance. See also capacitors bulk capacitance, 225-229 minimum amount of capacitance required, 476-478 optimizing, 483–487 capacitance referenced to both Vss and Vdd rails, 558–562 definition of, 138 density, 435 fringe field capacitance overview of, 279-285 in power puddles, 285-289 gate, 430 MLCC (multilayer ceramic chip) capacitors, 220-222 ODC (on-die decoupling capacitance) clock edge noise, 431 ESR (equivalent series resistance), 436-439 estimating, 431-435 historic trends in. 435–436 measuring, 434-435 relaxation time, 438 sources of, 430 on-die capacitance large on-die capacitance with small package lead inductance, 521-527

measuring impedance of, 120-134 overview of, 138-140 parallel plate capacitance, 278-279 capacitor mounting inductance, 401-403 capacitors. See also capacitance; impedance; MLCC (multilayer ceramic chip) capacitors bulk capacitors minimum amount of capacitance required, 476-478 optimizing, 483-487 capacitor mounting inductance, 401-403 capacitor/cavity interaction, 325-327 classes of, 222 controlled ESR capacitors, 527-532 damping to suppress parallel resonant peaks, 403-408 DC blocking capacitors number required to suppress cavity resonance, 387-393 number to carry return current, 393-401 overview of, 383-386 ESL (equivalent series inductance), 207 ESR (equivalent series resistance), 207, 229 - 234FDTIM (Frequency Domain Target Impedance Method) selecting capacitor values with, 516-521 selecting number of capacitors with, 514-516 location, spreading inductance and, 327-332 lossy transmission line models, 260, 269-272 OPD (on-package decoupling capacitors), 532-539, 724-731 real versus ideal, 26-30, 206 reverse aspect ratio capacitors, 246

SCL (Switched Capacitor Load) impulses from, 613–622 PRC (PDN Resonance Calculator) spreadsheet, 694-696 X2Y capacitors, 248–250 cavity capacitor/cavity interaction, 325-327 cavity modes in two dimensions, 347-353 definition of, 275 fringe field capacitance overview of, 279-285 in power puddles, 285-289 impedance profiles, 276-277 long, narrow cavities, loop inductance in, 290-292 modal resonances. 334–340 parallel plate capacitance, 278–279 parameters, 370 PCB cavity impedance as seen by die pads, 465-469 role of, 469-476 S-parameters, 461–462 VRM (voltage regulator module), 460-465 peak impedance, 364-367 series LC resonance, 312-314 signal integrity design capacitor mounting inductance, 401-403 cavity losses and impedance peak reduction, 408-411 damping to suppress parallel resonant peaks, 403-408 DC blocking capacitors to carry return current, 393-397 DC blocking capacitors to suppress cavity resonance, 383-393 lower impedance and higher damping, 367-371 multiple capacitor values, 411–414 shorting vias, 372-383

suboptimal numbers of DC capacitors, 397-401 summary of, 418–419 thin dielectric, 367-371 transmission line circuit models, 419-423 uncontrolled ESR capacitors, 414-417 spreading inductance capacitor location and, 327-332 between contact points, 317-324 extracting from 3D field solver, 304-306 probing with transfer impedance, 353-360 role of, 327–332 saturating, 332-334 source contact location, 315-317 in wide cavities, 292-304 transmission line properties, 334-340 C_{bulk}, 226, 480 C_{cap}, 262 C_{cavity}, 375, 402, 422 $C_{die}, 50$ C_{down} , 634 cgs units, 146 characteristic impedance, 33, 335 Bandini Mountain, 456-457 calculating, 574, 647 charge, 139. See also capacitance checkerboard reduction factor, 669-671 circuits. See also impedance circuit topology, identifying, 46-52 lumped circuit PRF (parallel resonant frequency), 307 - 312SRF (series resonance frequency), 307 - 312models for real capacitors, 206-209 parallel RLC circuits ESR (equivalent series resistance), 229-237

examples of, 42-46 impedance of, 34-35 impedance profiles, 209 resonant properties of, 36–42 series RLC circuits examples of, 42-46 impedance of, 30-33 resonant properties of, 36–42 Class 1 capacitors, 222 Class 2 capacitors, 222-223 Class 3 capacitors, 222-223 C_{Len}, 298 C_{Len-fringe}, 286 C_{Len-fringe-image}, 280 C_{Len-image}, 280 C_{Len-pp}, 286 C_{Len-pp-image}, 280, 281 C_{Len-total}, 286 C_{load} , 432 clock edge current capacitance referenced to both Vss and Vdd rails, 558-562 as cause of PDN noise, 565-572 clock edge droop, 579, 683-684 clock edge noise, 431, 557-558, 661-664 example of, 557–558 impulses from SCL (Switched Capacitor Load), 613-622 measurement example: embedded controller processor, 562–565 waveforms composed of series of clock impulses, 622-629 clock edge droop, 579, 683-684 clock gating, 629-633 clock swallowing, 629-633 CMEs (coronal mass ejections), 156–157 cobalt, 147, 168 C_{ODC}, 432, 453 combining capacitors in parallel, 209-211 constant current amplitude, 22-23 constricting resistance, 93

contact points, spreading inductance between, 317-324 contact resistance constricting, 93 ESR (equivalent series resistance), 118 four-point Kelvin resistance measurement technique, 93-95 traditional two-wire resistance measurements, 94 controlled ESR capacitors, 238-240, 527-532 copper loop, measuring impedance of, 102 - 105core power rails. See Vdd rails coronal mass ejections (CMEs), 156–157 Coulombs, 143 C_{nn}, 284, 286 C_{pp-image}, 281 C_{sect} , 262 C_{total}, 284 C_{up}, 634 current clock edge current capacitance referenced to both Vss and Vdd rails, 558-562 as cause of PDN noise, 565-572 clock edge droop, 579, 683-684 clock edge noise, 431, 557-558, 661-664 example of, 557-558 impulses from SCL (Switched Capacitor Load), 613-622 measurement example: embedded controller processor, 562–565 waveforms composed of series of clock impulses, 622-629 current waveforms, 577-579 impulse current waveform, 577. 579-581, 613-629, 696-702 resonance current waveform, 577, 585-589

rogue wave effect, 602-613 step current waveform, 577, 582-584 inrush current, 633-634 leakage current, 659 max current consumed, 659 maximum dynamic current, 659 minimum current consumed. 659 minimum dynamic current, 659 PRC (PDN Resonance Calculator) spreadsheet, 658–661 ratio of voltage to. See impedance through ideal capacitor, 19 transient currents calculating target impedance with, 550-553 clock gating, 629-633 clock swallowing, 629-633 estimating, 646 importance of, 547-549 impulse current waveform, 579-581 on-die PDN current draw, 553-558 peak impedance, 595-602 power gating, 633-638 PRC (PDN Resonance Calculator) spreadsheet, 731-738 q-factor, 595-602 reactive elements. 595–602 resonance current waveform, 585-589 rogue wave effect, 602-613 step current waveform, 582-584 target impedance, 589-595 current waveforms, 577-579 impulse current waveform definition of, 577 impulses from SCL (Switched Capacitor Load), 613–622 PDN response to, 579–581 PRC (PDN Resonance Calculator) spreadsheet, 696-702 waveforms composed of series of clock impulses, 622-629

resonance current waveform definition of, 577 PDN response to, 585–589 rogue wave effect, 602–613 step current waveform definition of, 577 PDN response to, 582–584

D

damping Bandini Mountain, 456–460 lower impedance and, 367-371 PRC (PDN Resonance Calculator) spreadsheet, 685-693 suppressing parallel resonant peaks with, 403–408 dB, 166 DC blocking capacitors number to carry return current, 393-397 number to suppress cavity resonances, 387-393 overview of, 383-386 suboptimal numbers of DC capacitors, 397-401 D_{cavity}, 305, 310 decoupling controlled ESR capacitors, 527-532 OPD (on-package decoupling capacitors), 532-539 density capacitance density, 435 energy density in magnetic field, 159-162 inductance density, 162 magnetic field density (B), 155–159 power density, 435 density_{caps}, 395 density_{sio}, 395 design (PDN) goals of, 643-645 power integrity principles, summary of, 645-653

PRC (PDN Resonance Calculator) spreadsheet clock edge noise and on-die parameters, 661-664 goal of, 658 impulse, step, and resonance response, 696-702 inductance, analyzing board and package geometries for, 674-677 input voltage, current, and target impedance parameters, 658-661 mounting inductance and resistance, 665-673 OPD (on-package decoupling capacitors), 724-731 overview of, 654-658 performance figures of merit, 682-685 q-factors in frequency and time domains, 703-710 reduced loop inductance, 718–722 reverse-engineering of PDN from measurements, 740-747 rise time and stimulation of impedance peak, 710-717 risk, performance, and cost tradeoffs, 739 SCL (Switched Capacitor Load) model, 694-696 significance of damping and q-factors, 685-693 simulated and measured PDN impedance and voltage features, 754-757 simulation-to-measurement correlation. 747–754 SMPS (switch mode power supply) model, 722-724 three loops of, 677–682

transient current assumptions, 736-738 transient response of PDN, 731–735 robust design, 8-12 rogue waves and, 610-613 working design, 8–12 device under test (DUT), 70 Df, 229 diamagnetic properties, 146-147 die pads, impedance and, 465-469 dielectric impact on magnetic field lines, 146-147 thickness of, 367–371 dielectric constant (Dk), 180, 370-371, 376, 422 diffusion junctions, 430 DIP (dual in-line package), two leads in, 81-85 dispersion (material), 288 Dk (dielectric constant), 180, 370-371, 376.422 Dk_{eff}, 189 dl, 166 dL/dv, 161 dL_{Loop} , 301 domains frequency domain, 428-430 FDTIM (Frequency Domain Target Impedance Method), 514–521 impedance in, 18-21 PRC (PDN Resonance Calculator) spreadsheet, 703-710 time domain current through ideal capacitor, 19 impedance in, 19 PRC (PDN Resonance Calculator) spreadsheet, 703-710 driving a resonance, 337 DUT (device under test), 70

D_{via}, 305, 310 dynamic current impulse current waveform definition of, 577 PDN response to, 579–581 resonance current waveform definition of, 577 PDN response to, 585–589 rogue wave effect, 602–613 step current waveform definition of, 577 PDN response to, 582–584, 585–589

Ε

e (energy density in magnetic field), 159-162 ecology (PDN). See PDN (power delivery network) ecology effective dielectric constant, 189 EIA (Electronics Industries Alliance), 223 electromagnetic compatibility (EMC), 364 ElectroMagnetic Units (EMU), 146 Electronics Industries Alliance (EIA), 223 embedded controller processor, measuring clock edge currents in, 562-565 EMC (electromagnetic compatibility), 364 EMU (ElectroMagnetic Units), 146 energy density in magnetic field, 159-162 equivalent circuit models for real capacitors, 206-209 equivalent series inductance (ESL), 118, 207 equivalent series resistance. See ESR (equivalent series resistance) ESL (equivalent series inductance), 118, 207, 516 ESR (equivalent series resistance), 118, 207 calculating, 681 controlled ESR capacitors, 238-240, 527-532

effective ESR, 403–408 estimating from spec sheets, 234–237 first and second order models, 229–234 ODC (on-die decoupling capacitance), 436–439 package PDN (power delivery network), 446 estimating ESR (equivalent series resistance), 234–237 ODC (on-die decoupling capacitance), 431–435 transient currents, 646 external inductance, 167–172

F

F_{clock}, 453–454 FDTIM (Frequency Domain Target Impedance Method) selecting capacitor values with, 516-521 selecting number of capacitors with, 514-516 ferrite materials, 147 ferromagnetic materials, 147, 168 field lines, flux of, 144-147 fields, magnetic energy density in, 159-162 fringe field capacitance overview of, 279-285 in power puddles, 285-289 inductance inductor impedance, 147–150 in long, narrow cavities, 290–292 magnetic field density (B), 155–159 principles of, 141–147 quasi-static approximation, 150–155 spreading inductance in wide cavities, 292 - 304mutual field lines, 173 self-field lines, 173

fixture, 106 fixture artifacts, 105-109 measured inductance of a via, 109-114 small MLCC capacitor on board, 114–119 flat impedance profiles, 550–553 flux of field lines, 144-147 $f_{max lim}, 516$ four-point Kelvin resistance measurement technique, 93–95 frequency Bandini Mountain, 452–456 FDTIM (Frequency Domain Target Impedance Method) selecting capacitor values with, 516-521 selecting number of capacitors with, 514-516 frequency domain, 428-430 FDTIM (Frequency Domain Target Impedance Method), 514–521 impedance in, 18-21 PRC (PDN Resonance Calculator) spreadsheet, 703-710 peak impedance frequency, 35-36, 42 PRF (parallel resonant frequency), 35.307-312 resonance frequencies, 336, 347–353 SRF (series resonance frequency), 32-33, 307-312 frequency domain FDTIM (Frequency Domain Target Impedance Method) selecting capacitor values with, 516-521 selecting number of capacitors with, 514-516 impedance in, 18-21 PRC (PDN Resonance Calculator) spreadsheet, 703–710

 f_{res} , 308, 375–376, 441, 647 fringe field capacitance overview of, 279–285 in power puddles, 285–289 $f_{vRM-max}$, 226, 480

G

gating clock gating, 629-633gate capacitance, 430power gating, 633-638 $G_{leakage}$, 688 G_{Len} , 344 G_{load} , 689ground bounce, 571ground rails. *See* Vss rails

Н

hacking the interconnect, 85 h_{cavity} , 422 Henrys, 146 higher bandwidth capacitor models, 258–272 high-frequency range (ODC) clock edge noise, 431 ESR (equivalent series resistance), 436–439 estimating, 431–435 historic trends in, 435–436 measuring, 434–435 relaxation time, 438 sources of, 430

I

I_{clk_edge}, 557 IDC (interdigitated capacitor), 249 ideal capacitors current through, 19 impedance, 205–206 versus real capacitors, 26–30, 206

I_{max-pair}, 444–445, 453–454 I_{max-transient}, 8 impedance **Bandini** Mountain characteristic impedance, 456-457 frequency of, 452-456 intrinsic damping of, 456-460 overview of, 447-452 peak impedance, 451-452, 494 boundary conditions, 337-338 calculating, 21-26 characteristic impedance, 33, 335 Bandini Mountain, 456–457 calculating, 574, 647 circuit topology, identifying, 46-52 in frequency domain, 18-21 of ideal capacitors, 205-206 impedance matrix, 56-66 self-impedances, 60 simulating, 64-66 transfer impedances, 60-64 impedance profiles controlled ESR capacitors, 527-532 flat impedance profiles, 550-553 package PDN (power delivery network), 441 PCB cavity, 469-474 importance of, 17-18 of inductors, 147-150 input impedance of transmission lines, 340-342 magnitude of, 25 measurement based on reflection of signals, 71-76 based on V/I definition of impedance, 70 - 71fixture artifacts, 105-109 four-point Kelvin resistance measurement technique, 93-95

impedance of one-inch diameter copper loop, 102–105 impedance of small wire loop, 86–89 impedance of two leads in DIP, 81-85 importance of, 69 inductance of via, 109-114 limitations of measurements at low frequency, 89–93 measurement-based modeling, 85 MLCC capacitor on board, 114-119 on-die capacitance, 120-134 two-port low impedance measurement technique, 95-102 with VNA, 76-93 parallel resonant peak, 35 parallel RLC circuits calculating, 34–35 examples of, 42-46 resonant properties of, 36-42 PDN ratio, 12 peak impedance Bandini Mountain, 451-452, 494 calculating, 650 equations governing, 572-576 frequency, 35-36, 42 limits to, 492-497 at PRF. 215-220 rise time and stimulation of impedance peak, 710–717 phase of, 25 of planes, 276–277 PRC (PDN Resonance Calculator) spreadsheet, 754-757 profiles engineering, 12–14 parallel RLC circuits, 209 planes, 276-277 sculpting, 12-14 q-factor, 38-42

reactance, 20-21 real capacitors, 42-46 real versus ideal circuit components, 26-30, 206-209 resistance term, identifying, 46-52 as seen by die pads, 465-469 series RLC circuits calculating, 30-33 examples of, 42-46 resonant properties of, 36–42 signal integrity design capacitor mounting inductance, 401-403 cavity losses and impedance peak reduction, 408-411 damping to suppress parallel resonant peaks, 403-408 DC blocking capacitors to carry return current, 393-397 DC blocking capacitors to suppress cavity resonance, 383-393 lower impedance and higher damping, 367-371 lower impedance/higher damping, 367 - 371multiple capacitor values, 411-414 peak impedance, 364-367 shorting vias, 372-383 suboptimal numbers of DC capacitors, 397-401 summary of, 418–419 thin dielectric, 367-371 transmission line circuit models, 419-423 uncontrolled ESR capacitors, 414-417 simulating, 21–26 target impedance, 8-11, 589-595, 660 calculating with flat impedance profiles, 550-553

PRC (PDN Resonance Calculator) spreadsheet, 658-661 in time domain current through ideal capacitor, 19 impedance of capacitor, 19 transfer impedances, 60-64, 353-360 transient response, 52-56 VRM (voltage regulator module), 476-478 impedance matrix, 56-66 self-impedances, 60 simulating, 64-66 transfer impedances, 60-64 impedance profiles, 12-14 Bandini Mountain characteristic impedance, 456-457 frequency of, 452-456 intrinsic damping of, 456-460 overview of, 447-452 peak impedance, 451-452, 494 controlled ESR capacitors, 527-532 engineering, 12-14 flat impedance profiles, 550-553 MLCC (multilayer ceramic chip) capacitor, 44-46 package PDN (power delivery network), 441 parallel RLC circuits, 209 PCB cavity, 469-474 peak impedance frequency, 35-36, 42 sculpting, 12-14 impulse current waveform definition of, 577 impulses from SCL (Switched Capacitor Load), 613-622 PDN response to, 579–581 PRC (PDN Resonance Calculator) spreadsheet, 696–702 waveforms composed of series of clock impulses, 622-629

inductance. See also capacitance capacitor mounting inductance, 401-403 checkerboard reduction factor, 669-671 density, 162 EMU (ElectroMagnetic Units), 146 energy density in magnetic field, 159–162 ESL (equivalent series inductance), 118, 207 external, 167–172 flux of field lines, 144-147 higher bandwidth capacitor models, 258-272 importance of, 137–138 inductance density, 162 inductance per square, 183–185 inductor impedance, 147-150 internal, 167-172 International System of Units, 142 loop inductance approximations for, 176–178 extracting from S-parameters with 3D field solver, 195–202 in long, narrow cavities, 290–292 Maxwell's Equations, 163–167 of mounted capacitors, 240–250 package PDN (power delivery network), 441–446 parallel plate approximation for loop inductance, 183 versus partial inductance, 172–175 PRC (PDN Resonance Calculator) spreadsheet, 674-677, 718-722 round loop inductance, approximations for, 179-182 rule of thumb for, 194–195 uniform round conductors, 175–178 uniform transmission line inductance. approximations for, 188–193 wide conductors close together, 182 - 187

magnetic field density (B), 155–159 Maxwell's Equations, 163–167 measurement of, 109-114 mutual. 172-175 package lead inductance, 521–527 partial, 172–175, 194 PRC (PDN Resonance Calculator) spreadsheet, 665-673 principles of, 141–147 quasi-static approximation, 150-155 self-inductance, 172-175 sheet inductance, 183-185, 290, 673 skin depth, 167–172 spreading inductance capacitor location and, 327-332 capacitor mounting inductance and, 401-403 between contact points, 317–324 extracting from 3D field solver, 304-306 PCB cavity, 470 probing with transfer impedance, 353-360 role of, 327–332 saturating, 332–334 source contact location, 315–317 in wide cavities, 292-304 via inductance, 109-114 VRM (voltage regulator module), 478 inductors, impedance of, 20-21, 147-150 input impedance of transmission lines, 340 - 342input voltage (PRC), 658-661 inrush current, 633–634 integrity of signals. See signal integrity design interconnect, hacking, 85 interdigitated capacitor (IDC), 249 internal inductance, 167-172 International System of Units, 142

 I_{pk-pk} , 585, 651 iron, 147, 168 $I_{transient}$, 585, 651

J-K

jitter, sensitivity to PDN noise, 5 Kelvin resistance measurement technique, 93–95 Kenworthy, Dave, 448 Keysight Technologies' ADS (Advanced System Design), 22, 84–85 Kramers-Kronig relationship, 25

L

 $L_{blocking_{cap}}, 387$ L_{bottom}, 262–263 L_{cap}, 263 L_{caps}, 401 LDO (low drop out) regulators, 225 leakage current, 659 leakage resistance, 664 Len_{cavity}, 422 L_{Len}, 176–178, 298 L_{Len-via}, 387 L_{loop}, 182, 290, 442, 445, 453, 672 L_{mount}, 262–263, 387 L_{mounting}, 327-328 load, 430 loop impedance. See impedance loop inductance of mounted capacitors, 240-250 package PDN (power delivery network), 441-446 PRC (PDN Resonance Calculator) spreadsheet, 674-677, 718-722 loop inductance per square. See sheet inductance loop resistance (PRC), 665-673 loops. See also inductance measuring impedance of, 95–102

loop resistance, 49 one-inch diameter copper loop, 102 - 105small wire loop, 86-89 two-port low impedance measurement technique, 95-102 PRC (PDN Resonance Calculator) spreadsheet, 677-682 lossy transmission line models, 260, 269-272 low drop out (LDO) regulators, 225 low impedance, measuring based on reflection of signals, 71-76 based on V/I definition of impedance, 70 - 71fixture artifacts, 105–109 measured inductance of a via. 109-114 small MLCC capacitor on board, 114-119 four-point Kelvin resistance measurement technique, 93-95 impedance of one-inch diameter copper loop, 102–105 importance of, 69 measurement-based modeling, 85 MLCC capacitor on board, 114-119 on-die capacitance, 120-134 two-port low impedance measurement technique, 95-102 via inductance, 109-114 with VNA. 76-80 impedance of small wire loop, 86-89 impedance of two leads in DIP, 81-85 limitations of measurements at low frequency, 89-93 low-frequency properties of planes fringe field capacitance overview of, 279-285 in power puddles, 285–289 parallel plate capacitance, 278–279 L_{package}, 50

L_{per-len}, 442, 445, 453–454 L_{plates}, 262–263 L_{point-cavity}, 322 L_{point-point}, 322–324 L_{sect}, 261 L_{self}, 194 L_{spread} , 402 L_{spreading}, 327 L_{so}, 183, 184, 290, 322, 672 L_{tline} , 266 L_{total}, 113 lumped circuit PRF (parallel resonant frequency), 307-312 SRF (series resonance frequency), 307 - 312L_{via}, 295, 375, 387 L_{VRM}, 480

Μ

magnetic field density (B), 155–159 magnetic fields energy density in, 159–162 flux of, 144-147 fringe field capacitance overview of, 279-285 in power puddles, 285-289 inductance inductor impedance, 147-150 in long, narrow cavities, 290–292 magnetic field density (B), 155–159 principles of, 141-147 quasi-static approximation, 150–155 spreading inductance in wide cavities, 292 - 304mutual field lines, 173 self-field lines, 173 magnitude of impedance, 25 material dispersion, 288 matrix (impedance), 56-66

self-impedances, 60 simulating, 64-66 transfer impedances, 60-64 max current consumed, 659 maximum dynamic current, 659 Maxwells, 142 Maxwell's Equations, 163–167 measurement clock edge noise, 562-565 impedance based on reflection of signals, 71-76 based on V/I definition of impedance, 70 - 71fixture artifacts, 105-109 four-point Kelvin resistance measurement technique, 93-95 impedance of one-inch diameter copper loop, 102–105 impedance of small wire loop, 86-89 impedance of two leads in DIP, 81-85 importance of, 69 inductance of via, 109-114 limitations of measurements at low frequency, 89–93 measurement-based modeling, 85 MLCC capacitor on board, 114-119 on-die capacitance, 120-134 PRC (PDN Resonance Calculator) spreadsheet, 754-757 two-port low impedance measurement technique, 95-102 with VNA, 76-93 measurement-based modeling, 85 ODC (on-die decoupling capacitance), 434-435 reverse-engineering of PDN features from, 740-747 simulation-to-measurement correlation, 747-754

metallization, 430, 435 minimum amount of capacitance required, 478-483 minimum current consumed, 659 minimum dynamic current, 659 MLCC (multilayer ceramic chip) capacitors. See also impedance bulk capacitance, 225-229 combining in parallel, 209-211 controlled ESR capacitors, 238-240 engineering capacitance of, 220-222 equivalent circuit models for real capacitors, 206-209 ESR (equivalent series resistance) controlled ESR capacitors, 238–240 estimating from spec sheets, 234-237 first and second order models, 229-234 FDTIM (Frequency Domain Target Impedance Method) selecting capacitor values with, 516-521 selecting number of capacitors with, 514-516 higher bandwidth models, 258-272 impedance impedance profiles, 44-46 measuring, 114–119 importance of, 205-206 one value MLCC capacitor impact of, 498-501 optimizing, 502-507 PRF (parallel resonant frequency) calculating, 211-215 peak impedance at PRF, 215-220 reduced loop inductance of, 718-722 temperature and voltage stability, 222-225 three values of MLCC capacitors impact of, 507-511 optimizing, 511-514

vendor-supplied S-parameter models, 251 - 258modal resonance attenuation, 343-347 cavity modal resonances, 334-340 cavity modes in two dimensions, 347-353 input impedance and, 340–342 suppression of capacitor mounting inductance, 401-403 cavity losses and impedance peak reduction, 408-411 damping to suppress parallel resonant peaks, 403–408 DC blocking capacitors to carry return current. 393-397 DC blocking capacitors to suppress cavity resonance, 383-393 lower impedance and higher damping, 367 - 371multiple capacitor values, 411-414 shorting vias, 372-383 suboptimal numbers of DC capacitors, 397-401 thin dielectric, 367-371 uncontrolled ESR capacitors, 414-417 modeling measurement-based, 85 planes with transmission line circuits, 419-423 modes of transmission line, 334-340 mounted capacitors, loop inductance of, 240-250 mounting inductance (PRC), 665-673 multilayer ceramic chip capacitors. See MLCC (multilayer ceramic chip) capacitors multiple capacitor values to suppress impedance peak, 411-414

multiple via pair contacts, 460–465 mutual (transfer) impedances, 60–64 mutual field lines, 173 mutual inductance, 172–175

Ν

nanoHenrys (nH), 146 narrow cavities, loop inductance in, 290-292 n_{caps}, 388, 394 n-channel, 560 nH (nanoHenry), 146 nickel, 147, 168 noise, voltage clock edge current, 431 capacitance referenced to both Vss and Vdd rails, 558-562 as cause of PDN noise, 565-572 example of, 557-558 impulses from SCL (Switched Capacitor Load), 613-622 measurement example: embedded controller processor, 562-565 PRC (PDN Resonance Calculator) spreadsheet, 661-664 waveforms composed of series of clock impulses, 622-629 peak impedance, 364–367, 595–602 peak-to-peak voltage noise, 585-588, 651 performance and, 3-7 q-factor, 595-602 reactive elements, 595-602 ringing voltage noise, 54-56 rogue wave effect, 602-613 signal integrity design capacitor mounting inductance, 401-403 cavity losses and impedance peak reduction, 408-411 damping, 367-371

damping to suppress parallel resonant peaks, 403-408 DC blocking capacitors to carry return current, 393-397 DC blocking capacitors to suppress cavity resonance, 383–393 lower impedance/higher damping, 367 - 371peak impedance, 364-367 shorting vias, 372-383 suboptimal numbers of DC capacitors, 397-401 thin dielectric, 367-371 target impedance, 8-11 transient current calculating target impedance with, 550-553 importance of, 547-549 on-die PDN current draw, 553-558 upper limit of, 5-7 n_{pairs}, 442, 444–445 *n*-port circuits, impedance in. See impedance matrix n_{sig}, 394

0

ODC (on-die decoupling capacitance), 48–52 clock edge noise, 431, 565–572 ESR (equivalent series resistance), 436–439 estimating, 431–435 historic trends in, 435–436 impedance, 120–134 large on-die capacitance with small package lead inductance, 521–527 measuring, 434–435 relaxation time, 438 sources of, 430

on-die decoupling capacitance. See ODC (on-die decoupling capacitance) on-die parameters (PRC), 661-664 on-die PDN current draw, 553-558 on-die series resistance, 663 one value MLCC capacitor impact of, 498-501 optimizing single MLCC capacitance value, 502-507 one-inch diameter copper loop, measuring impedance of, 102-105 OPD (on-package decoupling capacitors), 455, 532–539, 724–731 optimization bulk capacitors, 483-487 MLCC (multilayer ceramic chip) capacitors single MLCC, 502-507 three values of MLCC capacitors, 511-514 oscilloscopes, 76–77 oxides, 93

Ρ

package lead inductance, 521–527 package PDN (power delivery network) components of, 440 ESR (equivalent series resistance), 446 impedance profiles, 441 loop inductance, 441-446 parallel, connecting multiple capacitors in, 209-211 parallel elements, 30, 46 parallel plate approximation for loop inductance, 183 parallel plate capacitance, 278-279 parallel resonant frequency (PRF), 35 calculating, 211-215 lumped circuit, 307–312 peak impedance at PRF, 215-220 parallel resonant peaks, 35, 403-408

parallel RLC circuits examples of, 42-46 impedance of, 34–35 peak impedance at PRF, 215-220 PRF (parallel resonant frequency), 211-215 resonant properties of, 36-42 scaled values, 209-211 SRF (series resonance frequency), 211 paramagnetic properties, 146-147 partial inductance, 172-175, 194 PCB cavity impedance as seen by die pads, 465-469 impedance profile, 469-474 role of, 469-476 S-parameters, 461-462 VRM (voltage regulator module), 460-465 p-channel, 555, 560 PDN (power delivery network) design. See design (PDN) PDN (power delivery network) ecology, 6. See also impedance Bandini Mountain characteristic impedance, 456–457 frequency of, 452-456 intrinsic damping of, 456-460 overview of, 447-452 peak impedance, 494 building, 488-492 bulk capacitors minimum amount of capacitance required, 478-483 optimizing, 483–487 controlled ESR capacitors, 527-532 engineering, 5–7 FDTIM (Frequency Domain Target Impedance Method) selecting capacitor values with, 516-521 selecting number of capacitors with, 514-516

frequency domain, 428-430 impedance profile, 12-14 large on-die capacitance with small package lead inductance, 521-527 MLCC (multilayer ceramic chip) capacitors impact of one value MLCC capacitor, 498-501 impact of three values of MLCC capacitors, 507-511 optimizing single MLCC capacitance value, 502-507 optimizing values of three capacitors, 511-514 multiple chips sharing rail, 540-543 ODC (on-die decoupling capacitance) clock edge noise, 431 ESR (equivalent series resistance), 436-439 estimating, 431-435 historic trends in, 435-436 measuring, 434–435 relaxation time, 438 sources of, 430 OPD (on-package decoupling capacitors), 532-539 overview of. 1-5 package PDN components of, 440 ESR (equivalent series resistance), 446 impedance profiles, 441 loop inductance, 441-446 PCB cavity impedance as seen by die pads, 465-469 impedance profile, 469-474 role of, 469-476 S-parameters, 461–462 VRM (voltage regulator module), 460-465

PDN ratio, 12 peak impedance, limits to, 492-497 power ground planes with multiple via pair contacts, 460-465 power puddles, 476 purpose of, 2 robust design, 8-12 schematic of, 6 VRM (voltage regulator module) impedance, 476-478 inductance, 478 working design, 8–12 PDN (power delivery network) ratio, 12 PDN (power delivery network) response to impulse of dynamic current, 579-581 PRC (PDN Resonance Calculator) spreadsheet, 696-702 to square wave of dynamic current at resonance, 585-589 to step change in dynamic current, 582-584 target impedance and, 589-595 PDN Resonance Calculator spreadsheet. See PRC (PDN Resonance Calculator) spreadsheet peak impedance Bandini Mountain, 451-452, 494 calculating, 650 equations governing, 572–576 frequency, 35-36, 42 impact on voltage noise, 595-602 limits to, 492-497 at PRF (parallel resonant frequency), 215 - 220rise time and stimulation of impedance peak, 710-717 signal integrity design capacitor mounting inductance, 401-403 cavity losses and impedance peak reduction, 408-411

damping to suppress parallel resonant peaks, 403-408 DC blocking capacitors to carry return current. 393-397 DC blocking capacitors to suppress cavity resonance, 383-393 lower impedance/higher damping, 367-371 multiple capacitor values, 411–414 peak impedance, 364-367 shorting vias, 372-383 suboptimal numbers of DC capacitors, 397-401 summary of, 418-419 thin dielectric, 367-371 transmission line circuit models, 419-423 uncontrolled ESR capacitors, 414-417 peak impedance frequency, 35-36, 42 peak-to-peak voltage noise, 585-588, 651 performance figures of merit (PRC), 682-685 permeability, relative, 168 pH (picoHenrys), 146 phase locked loops (PLLs), 5 phase of impedance, 25 picoHenrys (pH), 146 planes, 305. See also cavity impedance, 276-277 loop inductance in long, narrow cavities, 290-292 low-frequency properties fringe field capacitance, 279-285 fringe field capacitance in power puddles, 285-289 parallel plate capacitance, 278–279 lumped-circuit PRF, 307-312 lumped-circuit SRF, 307–312 modal resonance attenuation, 343–347

cavity modal resonances, 334-340 cavity modes in two dimensions, 347-353 input impedance and, 340–342 power ground planes with multiple via pair contacts, 460-465 role of. 275-277 series LC resonance, 312-314 signal integrity design capacitor mounting inductance, 401-403 cavity losses and impedance peak reduction, 408-411 damping to suppress parallel resonant peaks, 403-408 DC blocking capacitors to carry return current, 393-397 DC blocking capacitors to suppress cavity resonance, 383-393 lower impedance and higher damping, 367-371 multiple capacitor values, 411–414 peak impedance, 364-367 shorting vias, 372-383 suboptimal numbers of DC capacitors, 397-401 summary of, 418-419 thin dielectric, 367-371 transmission line circuit models, 419-423 uncontrolled ESR capacitors, 414-417 spreading inductance capacitor location and, 327–332 between contact points, 317-324 extracting from 3D field solver, 304-306 probing with transfer impedance, 353-360 role of. 327–332 saturating, 332–334

source contact location, 315–317 in wide cavities, 292-304 transmission lines input impedance of, 340-342 properties, 334-340 PLLs (phase locked loops), 5 Poisson profile, 616-617 Polar Instruments SI 9000 2D field solver, 282 ports, 57 definition of, 76 two-port low impedance measurement technique, 95-102 power density, 435 power gating, 633-638 power ground planes with multiple via pair contacts. 460-465 power integrity principles, summary of, 645-653 power puddles definition of, 476 fringe field capacitance in, 285-289 power rails, voltage noise on, 3–5 PRBS (pseudo random bit sequence), 5 PRC (PDN Resonance Calculator) spreadsheet clock edge noise and on-die parameters, 661-664 goal of, 658 impulse, step, and resonance response, 696-702 inductance, analyzing board and package geometries for, 674-677 input voltage, current, and target impedance parameters, 658-661 mounting inductance and resistance, 665-673 OPD (on-package decoupling capacitors), 724-731 overview of, 654-658 performance figures of merit, 682-685

q-factors in frequency and time domains, 703-710 reduced loop inductance, 718-722 reverse-engineering of PDN from measurements, 740-747 rise time and stimulation of impedance peak, 710-717 risk, performance, and cost tradeoffs, 739 SCL (Switched Capacitor Load) model, 694-696 significance of damping and q-factors, 685-693 simulated and measured PDN impedance and voltage features, 754-757 simulation-to-measurement correlation, 747-754 SMPS (switch mode power supply) model, 722-724 three loops of, 677-682 transient current assumptions, 736-738 transient response of PDN, 731-735 PRF (parallel resonant frequency), 35 calculating, 211-215 lumped circuit, 307-312 peak impedance at PRF, 215-220 probing spreading inductance, 353-360 profiles, impedance **Bandini** Mountain characteristic impedance, 456–457 frequency of, 452-456 intrinsic damping of, 456-460 overview of, 447-452 peak impedance, 451-452, 494 controlled ESR capacitors, 527-532 engineering, 12-14 flat impedance profiles, 550-553 MLCC (multilayer ceramic chip) capacitor, 44-46 package PDN (power delivery network), 441

parallel RLC circuits, 209 PCB cavity, 469–474 peak impedance frequency, 35–36, 42 planes, 276-277 sculpting, 12-14 properties of planes fringe field capacitance, 279-285 fringe field capacitance in power puddles, 285–289 parallel plate capacitance, 278–279 of transmission lines, 334-340 pseudo random bit sequence (PRBS), 5 psi, 142-143 puddles (power), fringe field capacitance in. 285–289 pulse swallowing, 629-633

Q

Q_{clk_edge}, 557 q-factor, 38–42, 236–237, 587 Bandini Mountain, 457–459 calculating, 648 impact on voltage noise, 595–602 PRC (PDN Resonance Calculator) spreadsheet q-factors in frequency and time domains, 703–710 significance of damping and q-factors, 685–693 quasi-static approximation (inductance), 150–155 QUCS (Quite Universal Circuit Simulator), 22, 84–85

R

R_{cavity}, 295–296 R_{dc}, 231 reactance, 20–21 reactive elements, impact on voltage noise, 595–602 real capacitors equivalent circuit models for, 206-209 ESR (equivalent series resistance), 229 - 234versus ideal capacitors, 26-30, 206 reduced loop inductance, 718–722 reflection coefficient, 73, 79-80 reflection of signals, 71–76 relative permeability, 168 R_{equivalent}, 50 resistance constricting, 93 ESR (equivalent series resistance), 118, 207 controlled ESR capacitors, 238-240 estimating from spec sheets, 234-237 first and second order models. 229-234 four-point Kelvin resistance measurement technique, 93-95 leakage resistance, 664 on-die series resistance, 663 PRC (PDN Resonance Calculator) spreadsheet, 665-673 resistance term, identifying, 46–52 sheet resistance, 673 traditional two-wire resistance measurements. 94 resonance driving, 337 frequencies, 336 modal resonance attenuation, 343-347 cavity modal resonances, 334-340 cavity modes in two dimensions, 347-353 input impedance and, 340–342 PRF (parallel resonant frequency) calculating, 211-215 lumped circuit, 307–312 peak impedance at PRF, 215-220 resonance current waveform definition of, 577

PDN response to, 585–589 PRC (PDN Resonance Calculator) spreadsheet, 696-702 series LC resonance, 312-314 signal integrity design damping, 367-371 shorting vias, 372-383 thin dielectric, 367-371 SRF (series resonance frequency), 209-210, 307-312 transmission line properties, 334–340 resonance current waveform definition of, 577 PDN response to, 585-589 PRC (PDN Resonance Calculator) spreadsheet, 696-702 resonant properties of parallel RLC circuits, 36-42 of series RLC circuits, 36-42 responses (PDN) to impulse of dynamic current, 579-581 PRC (PDN Resonance Calculator) spreadsheet, 696-702 to square wave of dynamic current at resonance, 585-589 to step change in dynamic current, 582-584 target impedance and, 589–595 return current, DC blocking capacitors needed to carry, 393-401 reverse aspect ratio capacitors, 246 reverse-engineering PDN, 740-747 ringing voltage noise, 54-56 rise time, stimulation of impedance peak and, 710–717 **RLC** circuits ESR (equivalent series resistance) controlled ESR capacitors, 238–240 first and second order models. 229 - 234examples of, 42-46

parallel RLC circuits examples of, 42-46 impedance of, 34-35 impedance profiles, 209 peak impedance at PRF, 215-220 PRF (parallel resonant frequency), 211-215 resonant properties of, 36-42 scaled values, 209-211 SRF (series resonance frequency), 211 series RLC circuits impedance of, 30-33 resonant properties of, 36-42 $R_{leads}, 50$ R_{leakage}, 688 R_{Len}, 344, 369 R_{load} , 689 $R_{loop-ESR}$, 689 R_{metalization}, 50 robust PDN design, 8-12 $R_{ODC-ESR}$, 689 rogue wave effect, 602-613 round loop inductance, 179-182 R., 262 R_{series}, 39 R_{via}, 295–296

S

saturating spreading inductance, 332–334 scaled values, 209–211 scattering parameter, 78–80, 102–103 extracting loop inductance from, 195–202 PCB cavity, 461–462 vendor-supplied S-parameter capacitor models, 251–258 SCL (Switched Capacitor Load) impulses from, 613–622 PRC (PDN Resonance Calculator) spreadsheet, 694–696 sculpting PDN impedance profile, 12–14 self-field lines, 173

self-impedances, 60 self-inductance, 172-175 self-resonant frequency (SRF), 307-312 series elements, 30, 46 series LC resonance, 312-314 series resonance frequency (SRF), 32-33.209-210 series RLC circuits examples of, 42-46 impedance of, 30-33 resonant properties of, 36–42 sheet inductance, 183-185, 290, 673 sheet resistance, 673 shorting vias, cavity resonance suppression with, 372-383 SI 9000 2D field solver (Polar Instruments), 282 SI units, 142-143 signal integrity design capacitor mounting inductance, 401-403 cavity losses, 408-411 damping to suppress parallel resonant peaks, 403-408 DC blocking capacitors to carry return current. 393-397 DC blocking capacitors to suppress cavity resonance, 383-393 lower impedance and higher damping, 367-371 lower impedance/higher damping, 367-371 multiple capacitor values, 411-414 overview of, 363-364 peak impedance, 364–367 shorting vias, 372-383 suboptimal numbers of DC capacitors, 397-401 summary of, 418–419 thin dielectric. 367-371 transmission line circuit models, 419–423

uncontrolled ESR capacitors, 414-417 signal propagation, 72 signals, reflected, 71-76 Simbeor, extracting loop inductance with, 195 - 202simulations impedance, 21-26 impedance matrix, 64-66 PRC (PDN Resonance Calculator) spreadsheet simulated and measured PDN impedance and voltage features, 754-757 simulation-to-measurement correlation, 747-754 simultaneous switch noise (SSN) problem, 564-565 sine waves of constant current amplitude, 22-23 in frequency domain, 19-20 highest expected sine wave frequency, 54 scattering parameter, 78-80, 102-103 sine wave output voltage, 23 VNA (vector network analyzer) ports and. 78 skin depth, 167–172 SMPS (switch mode power supply) model, 722-724 source contact location, spreading inductance and, 315-317 S-parameter, 78-80, 102-103 extracting loop inductance from, 195-202 PCB cavity, 461-462 vendor-supplied S-parameter capacitor models. 251-258 spec sheets, estimating ESR from, 234-237 SpiCAP, 236 spreading inductance capacitor location and, 327-332

capacitor mounting inductance and, 401-403 between contact points, 317–324 extracting from 3D field solver, 304-306 PCB cavity, 470 probing with transfer impedance, 353-360 role of, 327-332 saturating, 332-334 source contact location, 315-317 in wide cavities, 292-304 spreading resistance, 93 spreadsheet, PRC (PDN Resonance Calculator), 343 clock edge noise and on-die parameters, 661-664 goal of, 658 impulse, step, and resonance response, 696-702 inductance, analyzing board and package geometries for, 674-677 input voltage, current, and target impedance parameters, 658-661 mounting inductance and resistance, 665-673 OPD (on-package decoupling capacitors), 724-731 overview of, 654-658 performance figures of merit, 682–685 q-factors in frequency and time domains, 703-710 reduced loop inductance, 718-722 reverse-engineering of PDN from measurements, 740–747 rise time and stimulation of impedance peak, 710-717 risk, performance, and cost tradeoffs, 739 SCL (Switched Capacitor Load) model, 694-696 significance of damping and q-factors, 685-693

simulated and measured PDN impedance and voltage features, 754-757 simulation-to-measurement correlation. 747-754 SMPS (switch mode power supply) model, 722–724 three loops of, 677–682 transient current assumptions, 736-738 transient response of PDN, 731-735 SRF (series resonance frequency), 32–33, 209-210, 307-312 SSN (simultaneous switch noise) problem, 564-565 stability, 222-225 step current waveform definition of, 577 PDN response to, 582-584 PRC (PDN Resonance Calculator) spreadsheet, 696-702 suppression of modal resonance capacitor mounting inductance, 401-403 cavity losses and impedance peak reduction, 408-411 damping to suppress parallel resonant peaks, 403-408 DC blocking capacitors to carry return current. 393-397 DC blocking capacitors to suppress cavity resonance, 383-393 lower impedance and higher damping, 367 - 371multiple capacitor values, 411–414 shorting vias, 372-383 suboptimal numbers of DC capacitors, 397-401 thin dielectric, 367-371 uncontrolled ESR capacitors, 414–417 $s_{via-via}, 376$ switch mode power supply (SMPS) model, 722-724

Switched Capacitor Load (SCL) impulses from, 613–622 PRC (PDN Resonance Calculator) spreadsheet, 694–696

Т

tantalum capacitor, 43 target impedance, 8-11, 589-595, 660 calculating with flat impedance profiles, 550-553 PRC (PDN Resonance Calculator) spreadsheet, 658-661 TD (time delay), 188, 335 Teledyne LeCroy HDO 12-bit resolution scope, 563 Telegrapher's Equations, 93 temperature (MLCC), 222-225 thin dielectric, cavity noise reduction via, 367-371 Thomson, William, 93 three values of MLCC capacitors impact of, 507-511 optimizing, 511–514 three-terminal cap, 248-250 time delay (TD), 188, 335 time domain current through ideal capacitor, 19 impedance of capacitor in, 19 PRC (PDN Resonance Calculator) spreadsheet, 703-710 topology, identifying, 46–52 traditional two-wire resistance measurements. 94 transfer impedances, 60-64, 353-360 transient currents calculating target impedance with, 550-553 clock edge current capacitance referenced to both Vss and Vdd rails, 558-562 as cause of PDN noise, 565-572

clock edge droop, 579, 683-684 example of, 557-558 impulses from SCL (Switched Capacitor Load), 613–622 measurement example: embedded controller processor, 562-565 waveforms composed of series of clock impulses, 622-629 clock gating, 629-633 clock swallowing, 629-633 current waveforms, 577-579 estimating, 646 importance of, 547–549 impulse current waveform definition of, 577 PDN response to, 579-581 on-die PDN current draw, 553-558 peak impedance equations governing, 572-576 impact on voltage noise, 595-602 power gating, 633-638 PRC (PDN Resonance Calculator) spreadsheet transient current assumptions, 736-738 transient response of PDN, 731–735 q-factor, 595-602 reactive elements, 595-602 resonance current waveform definition of. 577 PDN response to, 585–589 rogue wave effect, 602-613 step current waveform definition of. 577 PDN response to, 582-584 target impedance, 589-595 transient response, 52-56, 731-735 transimpedances, 60-61 transmission lines circuit models, 419–423 input impedance of, 340-342

modal resonance attenuation, 343–347 cavity modal resonances, 334–340 input impedance and, 340–342 properties, 334–340 two leads in DIP, measuring impedance of, 81–85 two-port low impedance measurement technique, 95–102 two-wire resistance measurements, 94

U

uncontrolled ESR capacitors, 414–417 uniform round conductors, 175–178 uniform transmission line inductance, approximations for, 188–193

V

V₁, 56 $V_{dd}, 557$ V_dd_634 Vdd rails clock edge current, 557-562 clock edge noise, 431 probing configuration for, 120 voltage droop on, 432 voltage noise on, 3-5 V_{dd+}, 634 $V_{dd0}, 432$ $V_{dd1}, 432$ vector network analyzer. See VNA (vector network analyzer) vendor-supplied S-parameter models, 251-258 V(f), 70 V₁, 73 V/I definition of impedance, measurements based on, 70-71 vias. See also spreading inductance inductance of, 109-114

power ground planes with multiple via pair contacts, 460-465 shorting vias, 372-383 V_{incident}, 79, 96 V., 57 VNA (vector network analyzer) definition of. 76 impedance measurement with, 76-80 impedance of small wire loop, 86-89 impedance of two leads in DIP, 81-85 limitations of measurements at low frequency, 89-93 V_{noise}, 8, 394 voltage, definition of, 139 voltage droop, 432 voltage noise. See also capacitance; impedance clock edge current capacitance referenced to both Vss and Vdd rails, 558-562 as cause of PDN noise, 565-572 clock edge noise, 431, 661-664 example of, 557-558 impulses from SCL (Switched Capacitor Load), 613-622 measurement example: embedded controller processor, 562-565 waveforms composed of series of clock impulses, 622-629 current through ideal capacitor, 19 peak impedance, 364-367, 595-602 peak-to-peak voltage noise, 585-588, 651 performance and, 3–5 q-factor, 595-602 reactive elements, 595-602 ringing voltage noise, 54-56 rogue wave effect, 602-613 signal integrity design capacitor mounting inductance, 401-403

cavity losses and impedance peak reduction, 408-411 damping, 367-371 damping to suppress parallel resonant peaks, 403-408 DC blocking capacitors to carry return current, 393-397 DC blocking capacitors to suppress cavity resonance, 383-393 lower impedance/higher damping, 367-371 peak impedance, 364-367 shorting vias, 372-383 suboptimal numbers of DC capacitors, 397-401 thin dielectric, 367-371 transient current calculating target impedance with, 550-553 importance of, 547-549 on-die PDN current draw, 553-558 upper limit of, 5–7 voltage regulator module. See VRM (voltage regulator module) voltage stability, 222-225 V_{pk-pk} , 651 V_r , 73 $V_{reflected}$, 79, 96 VRM (voltage regulator module), 225 impedance, 476-478 impedance profile of, 53-54 inductance, 478 PCB cavity, 460-465 V_{sig}, 394 Vss rails clock edge current, 557-562 probing configuration for, 120 voltage noise on, 3-5 $V_{total}, 79$

w

waveforms (current), 577-579 impulse current waveform definition of, 577 impulses from SCL (Switched Capacitor Load), 613-622 PDN response to, 579-581 waveforms composed of series of clock impulses, 622-629 resonance current waveform definition of, 577 PDN response to, 585–589 rogue wave effect, 602-613 step current waveform definition of, 577 PDN response to, 582-584 Webers, 142 Weir, Steve, 448 wide cavities, spreading inductance in, 292-304 wide conductors, loop inductance for, 182-187 Wild River Technologies, 380 wire loop, measuring impedance of, 86-89 working PDN design, 8-12

Х

X (reactance), 20–21 X2Y Attenuators, 114 X2Y capacitors, 248–250

Y-Z

$$\begin{split} & Z_{\rm C}, 205 \\ & Z_{\rm DUT}({\rm f}), 82 \\ & Z_{\rm peak}, 215{-}220 \\ & Z_{\rm port}, 340 \\ & Z_{\rm target}, 8, 226, 480, 516 \end{split}$$