

## **CUDA**BY EXAMPLE

An Introduction to General-Purpose GPU Programming

JASON SANDERS EDWARD KANDROT

FOREWORD BY JACK DONGARRA

Many of the designations used by manufacturers and sellers to distinguish their products are claimed as trademarks. Where those designations appear in this book, and the publisher was aware of a trademark claim, the designations have been printed with initial capital letters or in all capitals.

The authors and publisher have taken care in the preparation of this book, but make no expressed or implied warranty of any kind and assume no responsibility for errors or omissions. No liability is assumed for incidental or consequential damages in connection with or arising out of the use of the information or programs contained herein.

NVIDIA makes no warranty or representation that the techniques described herein are free from any Intellectual Property claims. The reader assumes all risk of any such claims based on his or her use of these techniques.

The publisher offers excellent discounts on this book when ordered in quantity for bulk purchases or special sales, which may include electronic versions and/or custom covers and content particular to your business, training goals, marketing focus, and branding interests. For more information, please contact:

U.S. Corporate and Government Sales (800) 382-3419 corpsales@pearsontechgroup.com

For sales outside the United States, please contact:

International Sales international@pearson.com

Visit us on the Web: informit.com/aw

Library of Congress Cataloging-in-Publication Data

Sanders, Jason.

CUDA by example : an introduction to general-purpose GPU programming / Jason Sanders, Edward Kandrot.

p. cm.

Includes index.

ISBN 978-0-13-138768-3 (pbk.: alk. paper)

1. Application software—Development. 2. Computer architecture. 3. Parallel programming (Computer science) I. Kandrot, Edward. II. Title.

QA76.76.A65S255 2010

005.2'75-dc22

2010017618

#### Copyright © 2011 NVIDIA Corporation

All rights reserved. Printed in the United States of America. This publication is protected by copyright, and permission must be obtained from the publisher prior to any prohibited reproduction, storage in a retrieval system, or transmission in any form or by any means, electronic, mechanical, photocopying, recording, or likewise. For information regarding permissions, write to:

Pearson Education, Inc.

Rights and Contracts Department 501 Boylston Street, Suite 900

Boston, MA 02116 Fax: (617) 671-3447

ISBN-13: 978-0-13-138768-3 ISBN-10: 0-13-138768-5

Text printed in the United States on recycled paper at Edwards Brothers in Ann Arbor, Michigan.

First printing, July 2010

## **Foreword**

Recent activities of major chip manufacturers such as NVIDIA make it more evident than ever that future designs of microprocessors and large HPC systems will be hybrid/heterogeneous in nature. These heterogeneous systems will rely on the integration of two major types of components in varying proportions:

- Multi- and many-core CPU technology: The number of cores will continue to
  escalate because of the desire to pack more and more components on a chip
  while avoiding the power wall, the instruction-level parallelism wall, and the
  memory wall.
- Special-purpose hardware and massively parallel accelerators: For example, GPUs from NVIDIA have outpaced standard CPUs in floating-point performance in recent years. Furthermore, they have arguably become as easy, if not easier, to program than multicore CPUs.

The relative balance between these component types in future designs is not clear and will likely vary over time. There seems to be no doubt that future generations of computer systems, ranging from laptops to supercomputers, will consist of a composition of heterogeneous components. Indeed, the *petaflop* (10<sup>15</sup> floating-point operations per second) performance barrier was breached by such a system.

And yet the problems and the challenges for developers in the new computational landscape of hybrid processors remain daunting. Critical parts of the software infrastructure are already having a very difficult time keeping up with the pace of change. In some cases, performance cannot scale with the number of cores because an increasingly large portion of time is spent on data movement rather than arithmetic. In other cases, software tuned for performance is delivered years after the hardware arrives and so is obsolete on delivery. And in some cases, as on some recent GPUs, software will not run at all because programming environments have changed too much.

CUDA by Example addresses the heart of the software development challenge by leveraging one of the most innovative and powerful solutions to the problem of programming the massively parallel accelerators in recent years.

This book introduces you to programming in CUDA C by providing examples and insight into the process of constructing and effectively using NVIDIA GPUs. It presents introductory concepts of parallel computing from simple examples to debugging (both logical and performance), as well as covers advanced topics and issues related to using and building many applications. Throughout the book, programming examples reinforce the concepts that have been presented.

The book is required reading for anyone working with accelerator-based computing systems. It explores parallel computing in depth and provides an approach to many problems that may be encountered. It is especially useful for application developers, numerical library writers, and students and teachers of parallel computing.

I have enjoyed and learned from this book, and I feel confident that you will as well.

Jack Dongarra

University Distinguished Professor, University of Tennessee Distinguished Research Staff Member, Oak Ridge National Laboratory

## **Preface**

This book shows how, by harnessing the power of your computer's graphics process unit (GPU), you can write high-performance software for a wide range of applications. Although originally designed to render computer graphics on a monitor (and still used for this purpose), GPUs are increasingly being called upon for equally demanding programs in science, engineering, and finance, among other domains. We refer collectively to GPU programs that address problems in nongraphics domains as *general-purpose*. Happily, although you need to have some experience working in C or C++ to benefit from this book, you need not have any knowledge of computer graphics. None whatsoever! GPU programming simply offers you an opportunity to build—and to build mightily—on your existing programming skills.

To program NVIDIA GPUs to perform general-purpose computing tasks, you will want to know what CUDA is. NVIDIA GPUs are built on what's known as the *CUDA Architecture*. You can think of the CUDA Architecture as the scheme by which NVIDIA has built GPUs that can perform *both* traditional graphics-rendering tasks *and* general-purpose tasks. To program CUDA GPUs, we will be using a language known as *CUDA C*. As you will see very early in this book, CUDA C is essentially C with a handful of extensions to allow programming of massively parallel machines like NVIDIA GPUs.

We've geared CUDA by Example toward experienced C or C++ programmers who have enough familiarity with C such that they are comfortable reading and writing code in C. This book builds on your experience with C and intends to serve as an example-driven, "quick-start" guide to using NVIDIA's CUDA C programming language. By no means do you need to have done large-scale software architecture, to have written a C compiler or an operating system kernel, or to know all the ins and outs of the ANSI C standards. However, we do not spend time reviewing C syntax or common C library routines such as malloc() or memcpy(), so we will assume that you are already reasonably familiar with these topics.

You will encounter some techniques that can be considered general parallel programming paradigms, although this book does not aim to teach general parallel programming techniques. Also, while we will look at nearly every part of the CUDA API, this book does not serve as an extensive API reference nor will it go into gory detail about every tool that you can use to help develop your CUDA C software. Consequently, we highly recommend that this book be used in conjunction with NVIDIA's freely available documentation, in particular the NVIDIA CUDA Programming Guide and the NVIDIA CUDA Best Practices Guide. But don't stress out about collecting all these documents because we'll walk you through everything you need to do.

Without further ado, the world of programming NVIDIA GPUs with CUDA C awaits!

## Chapter 4

# Parallel Programming in CUDA C

In the previous chapter, we saw how simple it can be to write code that executes on the GPU. We have even gone so far as to learn how to add two numbers together, albeit just the numbers 2 and 7. Admittedly, that example was not immensely impressive, nor was it incredibly interesting. But we hope you are convinced that it is easy to get started with CUDA C and you're excited to learn more. Much of the promise of GPU computing lies in exploiting the massively parallel structure of many problems. In this vein, we intend to spend this chapter examining how to execute parallel code on the GPU using CUDA C.

### 4.1 Chapter Objectives

Through the course of this chapter, you will accomplish the following:

- You will learn one of the fundamental ways CUDA exposes its parallelism.
- You will write your first parallel code with CUDA C.

## 4.2 CUDA Parallel Programming

Previously, we saw how easy it was to get a standard C function to start running on a device. By adding the \_\_global\_\_ qualifier to the function and by calling it using a special angle bracket syntax, we executed the function on our GPU. Although this was extremely simple, it was also extremely inefficient because NVIDIA's hardware engineering minions have optimized their graphics processors to perform hundreds of computations in parallel. However, thus far we have only ever launched a kernel that runs serially on the GPU. In this chapter, we see how straightforward it is to launch a device kernel that performs its computations in parallel.

#### 4.2.1 SUMMING VECTORS

We will contrive a simple example to illustrate threads and how we use them to code with CUDA C. Imagine having two lists of numbers where we want to sum corresponding elements of each list and store the result in a third list. Figure 4.1 shows this process. If you have any background in linear algebra, you will recognize this operation as summing two vectors.




Figure 4.1 Summing two vectors

#### **CPU VECTOR SUMS**

First we'll look at one way this addition can be accomplished with traditional C code:

```
#include "../common/book.h"
#define N
          10
void add( int *a, int *b, int *c ) {
    int tid = 0;  // this is CPU zero, so we start at zero
    while (tid < N) {</pre>
        c[tid] = a[tid] + b[tid];
        tid += 1; // we have one CPU, so we increment by one
    }
int main( void ) {
    int a[N], b[N], c[N];
    // fill the arrays 'a' and 'b' on the CPU
    for (int i=0; i<N; i++) {</pre>
        a[i] = -i;
        b[i] = i * i;
    add(a, b, c);
```

```
// display the results
for (int i=0; i<N; i++) {
    printf( "%d + %d = %d\n", a[i], b[i], c[i] );
}
return 0;
}</pre>
```

Most of this example bears almost no explanation, but we will briefly look at the add () function to explain why we overly complicated it.

We compute the sum within a while loop where the index tid ranges from 0 to N-1. We add corresponding elements of a [] and b [], placing the result in the corresponding element of c []. One would typically code this in a slightly simpler manner, like so:

```
void add( int *a, int *b, int *c ) {
   for (i=0; i < N; i++) {
      c[i] = a[i] + b[i];
   }
}</pre>
```

Our slightly more convoluted method was intended to suggest a potential way to parallelize the code on a system with multiple CPUs or CPU cores. For example, with a dual-core processor, one could change the increment to 2 and have one core initialize the loop with  $\mathtt{tid} = 0$  and another with  $\mathtt{tid} = 1$ . The first core would add the even-indexed elements, and the second core would add the odd-indexed elements. This amounts to executing the following code on each of the two CPU cores:

#### **CPU CORE 1**

#### **CPU CORE 2**

```
void add( int *a, int *b, int *c )
{
  int tid = 0;
  while (tid < N) {
    c[tid] = a[tid] + b[tid];
    tid += 2;
  }
}</pre>
void add( int *a, int *b, int *c )
{
  int tid = 1;
  while (tid < N) {
    c[tid] = a[tid] + b[tid];
    tid += 2;
  }
}
```

Of course, doing this on a CPU would require considerably more code than we have included in this example. You would need to provide a reasonable amount of infrastructure to create the worker threads that execute the function add() as well as make the assumption that each thread would execute in parallel, a scheduling assumption that is unfortunately not always true.

#### **GPU VECTOR SUMS**

We can accomplish the same addition very similarly on a GPU by writing add() as a device function. This should look similar to code you saw in the previous chapter. But before we look at the device code, we present main(). Although the GPU implementation of main() is different from the corresponding CPU version, nothing here should look new:

```
#include "../common/book.h"

#define N 10

int main( void ) {
    int a[N], b[N], c[N];
    int *dev_a, *dev_b, *dev_c;

    // allocate the memory on the GPU

    HANDLE_ERROR( cudaMalloc( (void**)&dev_a, N * sizeof(int) ) );
    HANDLE_ERROR( cudaMalloc( (void**)&dev_b, N * sizeof(int) ) );
    HANDLE_ERROR( cudaMalloc( (void**)&dev_c, N * sizeof(int) ) );

    // fill the arrays 'a' and 'b' on the CPU
    for (int i=0; i<N; i++) {
        a[i] = -i;
        b[i] = i * i;
}</pre>
```

```
// copy the arrays 'a' and 'b' to the GPU
   HANDLE ERROR ( cudaMemcpy ( dev a, a, N * sizeof(int),
                               cudaMemcpyHostToDevice ) );
   HANDLE ERROR ( cudaMemcpy ( dev b, b, N * sizeof(int),
                               cudaMemcpyHostToDevice ) );
   add<<<N,1>>>( dev a, dev b, dev c );
   // copy the array 'c' back from the GPU to the CPU
   HANDLE ERROR ( cudaMemcpy ( c, dev c, N * sizeof (int),
                               cudaMemcpyDeviceToHost ) );
   // display the results
   for (int i=0; i<N; i++) {</pre>
        printf( "%d + %d = %d\n", a[i], b[i], c[i] );
    // free the memory allocated on the GPU
   cudaFree( dev a );
   cudaFree( dev b );
   cudaFree( dev c );
   return 0;
}
```

You will notice some common patterns that we employ again:

- We allocate three arrays on the device using calls to cudaMalloc(): two
  arrays, dev\_a and dev\_b, to hold inputs, and one array, dev\_c, to hold the
  result.
- Because we are environmentally conscientious coders, we clean up after ourselves with cudaFree().
- Using cudaMemcpy(), we copy the input data to the device with the parameter cudaMemcpyHostToDevice and copy the result data back to the host with cudaMemcpyDeviceToHost.
- We execute the device code in add() from the host code in main() using the triple angle bracket syntax.

As an aside, you may be wondering why we fill the input arrays on the CPU. There is no reason in particular why we *need* to do this. In fact, the performance of this step would be faster if we filled the arrays on the GPU. But we intend to show how a particular operation, namely, the addition of two vectors, can be implemented on a graphics processor. As a result, we ask you to imagine that this is but one step of a larger application where the input arrays a [] and b [] have been generated by some other algorithm or loaded from the hard drive by the user. In summary, it will suffice to pretend that this data appeared out of nowhere and now we need to do something with it.

Moving on, our add() routine looks similar to its corresponding CPU implementation:

Again we see a common pattern with the function add ():

 We have written a function called add() that executes on the device. We accomplished this by taking C code and adding a \_\_global\_\_ qualifier to the function name.

So far, there is nothing new in this example except it can do more than add 2 and 7. However, there *are* two noteworthy components of this example: The parameters within the triple angle brackets and the code contained in the kernel itself both introduce new concepts.

Up to this point, we have always seen kernels launched in the following form:

```
kernel<<<1,1>>>( param1, param2, ... );
```

But in this example we are launching with a number in the angle brackets that is not 1:

```
add<<<N,1>>>( dev a, dev b, dev c );
```

What gives?

Recall that we left those two numbers in the angle brackets unexplained; we stated vaguely that they were parameters to the runtime that describe how to launch the kernel. Well, the first number in those parameters represents the number of parallel blocks in which we would like the device to execute our kernel. In this case, we're passing the value N for this parameter.

For example, if we launch with kernel <<<2,1>>>(), you can think of the runtime creating two copies of the kernel and running them in parallel. We call each of these parallel invocations a block. With kernel <<<256,1>>>(), you would get 256 blocks running on the GPU. Parallel programming has never been easier.

But this raises an excellent question: The GPU runs  $\mathbb{N}$  copies of our kernel code, but how can we tell from within the code which block is currently running? This question brings us to the second new feature of the example, the kernel code itself. Specifically, it brings us to the variable blockIdx.x:

At first glance, it looks like this variable should cause a syntax error at compile time since we use it to assign the value of tid, but we have never defined it. However, there is no need to define the variable blockIdx; this is one of the built-in variables that the CUDA runtime defines for us. Furthermore, we use this variable for exactly what it sounds like it means. It contains the value of the block index for whichever block is currently running the device code.

Why, you may then ask, is it not just blockIdx? Why blockIdx.x? As it turns out, CUDA C allows you to define a group of blocks in two dimensions. For problems with two-dimensional domains, such as matrix math or image processing, it is often convenient to use two-dimensional indexing to avoid annoying translations from linear to rectangular indices. Don't worry if you aren't familiar with these problem types; just know that using two-dimensional indexing can sometimes be more convenient than one-dimensional indexing. But you never have to use it. We won't be offended.

When we launched the kernel, we specified N as the number of parallel blocks. We call the collection of parallel blocks a grid. This specifies to the runtime system that we want a one-dimensional grid of N blocks (scalar values are interpreted as one-dimensional). These threads will have varying values for blockIdx.x, the first taking value 0 and the last taking value N-1. So, imagine four blocks, all running through the same copy of the device code but having different values for the variable blockIdx.x. This is what the actual code being executed in each of the four parallel blocks looks like after the runtime substitutes the appropriate block index for blockIdx.x:

#### BLOCK 1 BLOCK 2

```
__global__ void
add( int *a, int *b, int *c ) {
    int tid = 0;
    if (tid < N)
        c[tid] = a[tid] + b[tid];
}</pre>
__global__ void
add( int *a, int *b, int *c ) {
    int tid = 1;
    if (tid < N)
        c[tid] = a[tid] + b[tid];
}

c[tid] = a[tid] + b[tid];
}
```

#### BLOCK 3 BLOCK 4

```
__global__ void

add( int *a, int *b, int *c ) {

    int tid = 2;

    if (tid < N)

        c[tid] = a[tid] + b[tid];

}

__global__ void

add( int *a, int *b, int *c ) {

    int tid = 3;

    if (tid < N)

        c[tid] = a[tid] + b[tid];

}
```

If you recall the CPU-based example with which we began, you will recall that we needed to walk through indices from 0 to N-1 in order to sum the two vectors. Since the runtime system is already launching a kernel where each block will have one of these indices, nearly all of this work has already been done for us. Because we're something of a lazy lot, this is a good thing. It affords us more time to blog, probably about how lazy we are.

The last remaining question to be answered is, why do we check whether  $\mathtt{tid}$  is less than N? It should always be less than N, since we've specifically launched our kernel such that this assumption holds. But our desire to be lazy also makes us paranoid about someone breaking an assumption we've made in our code. Breaking code assumptions means broken code. This means bug reports, late

nights tracking down bad behavior, and generally lots of activities that stand between us and our blog. If we didn't check that tid is less than N and subsequently fetched memory that wasn't ours, this would be bad. In fact, it could possibly kill the execution of your kernel, since GPUs have sophisticated memory management units that kill processes that seem to be violating memory rules.

If you encounter problems like the ones just mentioned, one of the HANDLE\_ERROR() macros that we've sprinkled so liberally throughout the code will detect and alert you to the situation. As with traditional C programming, the lesson here is that functions return error codes for a reason. Although it is always tempting to ignore these error codes, we would love to save you the hours of pain through which we have suffered by urging that you check the results of every operation that can fail. As is often the case, the presence of these errors will not prevent you from continuing the execution of your application, but they will most certainly cause all manner of unpredictable and unsavory side effects downstream.

At this point, you're running code in parallel on the GPU. Perhaps you had heard this was tricky or that you had to understand computer graphics to do general-purpose programming on a graphics processor. We hope you are starting to see how CUDA C makes it much easier to get started writing parallel code on a GPU. We used the example only to sum vectors of length 10. If you would like to see how easy it is to generate a massively parallel application, try changing the 10 in the line  $\#define\ N\ 10\ to\ 10000\ or\ 50000\ to\ launch tens of thousands of parallel blocks. Be warned, though: No dimension of your launch of blocks may exceed 65,535. This is simply a hardware-imposed limit, so you will start to see failures if you attempt launches with more blocks than this. In the next chapter, we will see how to work within this limitation.$ 

#### 4.2.2 A FUN EXAMPLE

We don't mean to imply that adding vectors is anything less than fun, but the following example will satisfy those looking for some flashy examples of parallel CUDA C.

The following example will demonstrate code to draw slices of the Julia Set. For the uninitiated, the Julia Set is the boundary of a certain class of functions over complex numbers. Undoubtedly, this sounds even less fun than vector addition and matrix multiplication. However, for almost all values of the function's

parameters, this boundary forms a fractal, one of the most interesting and beautiful curiosities of mathematics.

The calculations involved in generating such a set are quite simple. At its heart, the Julia Set evaluates a simple iterative equation for points in the complex plane. A point is *not* in the set if the process of iterating the equation diverges for that point. That is, if the sequence of values produced by iterating the equation grows toward infinity, a point is considered *outside* the set. Conversely, if the values taken by the equation remain bounded, the point *is* in the set.

Computationally, the iterative equation in question is remarkably simple, as shown in Equation 4.1.

#### Equation 4.1

$$Z_{n+1} = Z_n^2 + C$$

Computing an iteration of Equation 4.1 would therefore involve squaring the current value and adding a constant to get the next value of the equation.

#### CPU JULIA SFT

We will examine a source listing now that will compute and visualize the Julia Set. Since this is a more complicated program than we have studied so far, we will split it into pieces here. Later in the chapter, you will see the entire source listing.

```
int main( void ) {
   CPUBitmap bitmap( DIM, DIM );
   unsigned char *ptr = bitmap.get_ptr();

   kernel( ptr );

   bitmap.display_and_exit();
}
```

Our main routine is remarkably simple. It creates the appropriate size bitmap image using a utility library provided. Next, it passes a pointer to the bitmap data to the kernel function

```
void kernel( unsigned char *ptr ) {
    for (int y=0; y<DIM; y++) {
        for (int x=0; x<DIM; x++) {
            int offset = x + y * DIM;

            int juliaValue = julia( x, y );
            ptr[offset*4 + 0] = 255 * juliaValue;
            ptr[offset*4 + 1] = 0;
            ptr[offset*4 + 2] = 0;
            ptr[offset*4 + 3] = 255;
        }
    }
}</pre>
```

The computation kernel does nothing more than iterate through all points we care to render, calling <code>julia()</code> on each to determine membership in the Julia Set. The function <code>julia()</code> will return 1 if the point is in the set and 0 if it is not in the set. We set the point's color to be red if <code>julia()</code> returns 1 and black if it returns 0. These colors are arbitrary, and you should feel free to choose a color scheme that matches your personal aesthetics.

```
int julia( int x, int y ) {
    const float scale = 1.5;
    float jx = scale * (float) (DIM/2 - x)/(DIM/2);
    float jy = scale * (float) (DIM/2 - y)/(DIM/2);

    cuComplex c(-0.8, 0.156);
    cuComplex a(jx, jy);

int i = 0;
    for (i=0; i<200; i++) {
        a = a * a + c;
        if (a.magnitude2() > 1000)
            return 0;
    }

    return 1;
}
```

This function is the meat of the example. We begin by translating our pixel coordinate to a coordinate in complex space. To center the complex plane at the image center, we shift by DIM/2. Then, to ensure that the image spans the range of -1.0 to 1.0, we scale the image coordinate by DIM/2. Thus, given an image point at (x,y), we get a point in complex space at (DIM/2-x)/(DIM/2), (DIM/2-y)/(DIM/2)).

Then, to potentially zoom in or out, we introduce a scale factor. Currently, the scale is hard-coded to be 1.5, but you should tweak this parameter to zoom in or out. If you are feeling really ambitious, you could make this a command-line parameter.

After obtaining the point in complex space, we then need to determine whether the point is in or out of the Julia Set. If you recall the previous section, we do this by computing the values of the iterative equation  $Z_{n+1} = z_n^2 + C$ . Since C is some arbitrary complex-valued constant, we have chosen -0.8 + 0.156i because it happens to yield an interesting picture. You should play with this constant if you want to see other versions of the Julia Set.

In the example, we compute 200 iterations of this function. After each iteration, we check whether the magnitude of the result exceeds some threshold (1,000 for our purposes). If so, the equation is diverging, and we can return 0 to indicate that the point is *not* in the set. On the other hand, if we finish all 200 iterations and the magnitude is still bounded under 1,000, we assume that the point is in the set, and we return 1 to the caller. kernel ().

Since all the computations are being performed on complex numbers, we define a generic structure to store complex numbers.

```
struct cuComplex {
    float    r;
    float    i;
    cuComplex( float a, float b ) : r(a), i(b)    {}
    float magnitude2( void ) { return r * r + i * i; }
    cuComplex operator*(const cuComplex& a) {
        return cuComplex(r*a.r - i*a.i, i*a.r + r*a.i);
    }
    cuComplex operator+(const cuComplex& a) {
        return cuComplex(r+a.r, i+a.i);
    }
};
```

The class represents complex numbers with two data elements: a single-precision real component  $\mathbf{r}$  and a single-precision imaginary component  $\mathbf{i}$ . The class defines addition and multiplication operators that combine complex numbers as expected. (If you are completely unfamiliar with complex numbers, you can get a quick primer online.) Finally, we define a method that returns the magnitude of the complex number.

#### **GPU JULIA SET**

The device implementation is remarkably similar to the CPU version, continuing a trend you may have noticed.

This version of main() looks much more complicated than the CPU version, but the flow is actually identical. Like with the CPU version, we create a DIM x DIM

bitmap image using our utility library. But because we will be doing computation on a GPU, we also declare a pointer called dev\_bitmap to hold a copy of the data on the device. And to hold data, we need to allocate memory using cudaMalloc().

We then run our kernel() function exactly like in the CPU version, although now it is a \_\_global\_\_ function, meaning it will run on the GPU. As with the CPU example, we pass kernel() the pointer we allocated in the previous line to store the results. The only difference is that the memory resides on the GPU now, not on the host system.

The most significant difference is that we specify how many parallel blocks on which to execute the function kernel(). Because each point can be computed independently of every other point, we simply specify one copy of the function for each point we want to compute. We mentioned that for some problem domains, it helps to use two-dimensional indexing. Unsurprisingly, computing function values over a two-dimensional domain such as the complex plane is one of these problems. So, we specify a two-dimensional grid of blocks in this line:

```
dim3 grid(DIM,DIM);
```

The type dim3 is not a standard C type, lest you feared you had forgotten some key pieces of information. Rather, the CUDA runtime header files define some convenience types to encapsulate multidimensional tuples. The type dim3 represents a three-dimensional tuple that will be used to specify the size of our launch. But why do we use a three-dimensional value when we oh-so-clearly stated that our launch is a *two-dimensional* grid?

Frankly, we do this because a three-dimensional, dim3 value is what the CUDA runtime expects. Although a three-dimensional launch grid is not currently supported, the CUDA runtime still expects a dim3 variable where the last component equals 1. When we initialize it with only two values, as we do in the statement dim3 grid(DIM, DIM), the CUDA runtime automatically fills the third dimension with the value 1, so everything here will work as expected. Although it's possible that NVIDIA will support a three-dimensional grid in the future, for now we'll just play nicely with the kernel launch API because when coders and APIs fight, the API always wins.

We then pass our dim3 variable grid to the CUDA runtime in this line:

```
kernel<<<grid,1>>>( dev bitmap );
```

Finally, a consequence of the results residing on the device is that after executing kernel(), we have to copy the results back to the host. As we learned in previous chapters, we accomplish this with a call to cudaMemcpy(), specifying the direction cudaMemcpyDeviceToHost as the last argument.

One of the last wrinkles in the difference of implementation comes in the implementation of kernel ().

```
__global__ void kernel( unsigned char *ptr ) {
    // map from threadIdx/BlockIdx to pixel position
    int x = blockIdx.x;
    int y = blockIdx.y;
    int offset = x + y * gridDim.x;

    // now calculate the value at that position
    int juliaValue = julia( x, y );
    ptr[offset*4 + 0] = 255 * juliaValue;
    ptr[offset*4 + 1] = 0;
    ptr[offset*4 + 2] = 0;
    ptr[offset*4 + 3] = 255;
}
```

First, we need kernel() to be declared as a \_\_global\_\_ function so it runs on the device but can be called from the host. Unlike the CPU version, we no longer need nested for() loops to generate the pixel indices that get passed

to  $\mathtt{julia}()$ . As with the vector addition example, the CUDA runtime generates these indices for us in the variable  $\mathtt{blockIdx}$ . This works because we declared our grid of blocks to have the same dimensions as our image, so we get one block for each pair of integers (x,y) between (0,0) and  $(\mathtt{DIM-1}, \mathtt{DIM-1})$ .

Next, the only additional information we need is a linear offset into our output buffer, ptr. This gets computed using another built-in variable, gridDim. This variable is a constant across all blocks and simply holds the dimensions of the grid that was launched. In this example, it will always be the value (DIM, DIM). So, multiplying the row index by the grid width and adding the column index will give us a unique index into ptr that ranges from 0 to (DIM\*DIM-1).

```
int offset = x + y * gridDim.x;
```

Finally, we examine the actual code that determines whether a point is in or out of the Julia Set. This code should look identical to the CPU version, continuing a trend we have seen in many examples now.

```
__device__ int julia( int x, int y ) {
    const float scale = 1.5;
    float jx = scale * (float)(DIM/2 - x)/(DIM/2);
    float jy = scale * (float)(DIM/2 - y)/(DIM/2);

    cuComplex c(-0.8, 0.156);
    cuComplex a(jx, jy);

    int i = 0;
    for (i=0; i<200; i++) {
        a = a * a + c;
        if (a.magnitude2() > 1000)
            return 0;
    }

    return 1;
}
```

Again, we define a cuComplex structure that defines a method for storing a complex number with single-precision floating-point components. The structure also defines addition and multiplication operators as well as a function to return the magnitude of the complex value.

```
struct cuComplex {
    float    r;
    float    i;
    cuComplex( float a, float b ) : r(a), i(b)    {}
    __device__ float magnitude2( void ) {
        return r * r + i * i;
    }
    __device__ cuComplex operator*(const cuComplex& a) {
        return cuComplex(r*a.r - i*a.i, i*a.r + r*a.i);
    }
    __device__ cuComplex operator+(const cuComplex& a) {
        return cuComplex(r+a.r, i+a.i);
    }
};
```

Notice that we use the same language constructs in CUDA C that we use in our CPU version. The one difference is the qualifier \_\_device\_\_, which indicates that this code will run on a GPU and not on the host. Recall that because these functions are declared as \_\_device\_\_ functions, they will be callable only from other \_\_device\_\_ functions or from \_\_global\_\_ functions.

Since we've interrupted the code with commentary so frequently, here is the entire source listing from start to finish:

```
#include "../common/book.h"
#include "../common/cpu_bitmap.h"

#define DIM 1000
```

```
struct cuComplex {
   float
          r;
   float
          i;
   cuComplex( float a, float b ) : r(a), i(b) {}
    device float magnitude2( void ) {
       return r * r + i * i;
    device cuComplex operator*(const cuComplex& a) {
       return cuComplex(r*a.r - i*a.i, i*a.r + r*a.i);
    device cuComplex operator+(const cuComplex& a) {
       return cuComplex(r+a.r, i+a.i);
    }
};
__device__ int julia( int x, int y ) {
   const float scale = 1.5;
   float jx = scale * (float) (DIM/2 - x) / (DIM/2);
   float jy = scale * (float) (DIM/2 - y) / (DIM/2);
   cuComplex c(-0.8, 0.156);
   cuComplex a(jx, jy);
   int i = 0;
   for (i=0; i<200; i++) {
       a = a * a + c;
       if (a.magnitude2() > 1000)
           return 0;
    }
   return 1;
}
```

```
global void kernel( unsigned char *ptr ) {
    // map from threadIdx/BlockIdx to pixel position
   int x = blockIdx.x;
   int y = blockIdx.y;
    int offset = x + y * gridDim.x;
   // now calculate the value at that position
   int juliaValue = julia( x, y );
   ptr[offset*4 + 0] = 255 * juliaValue;
    ptr[offset*4 + 1] = 0;
    ptr[offset*4 + 2] = 0;
   ptr[offset*4 + 3] = 255;
}
int main( void ) {
    CPUBitmap bitmap ( DIM, DIM );
    unsigned char
                   *dev bitmap;
   HANDLE ERROR ( cudaMalloc ( (void**) &dev bitmap,
                               bitmap.image size() );
    dim3
            grid(DIM, DIM);
    kernel<<<grid,1>>>( dev bitmap );
    HANDLE ERROR( cudaMemcpy( bitmap.get_ptr(), dev_bitmap,
                              bitmap.image size(),
                              cudaMemcpyDeviceToHost ) );
    bitmap.display and exit();
   HANDLE ERROR( cudaFree( dev bitmap ) );
}
```

When you run the application, you should see an animating visualization of the Julia Set. To convince you that it has earned the title "A Fun Example," Figure 4.2 shows a screenshot taken from this application.




Figure 4.2 A screenshot from the GPU Julia Set application

## 4.3 Chapter Review

Congratulations, you can now write, compile, and run massively parallel code on a graphics processor! You should go brag to your friends. And if they are still under the misconception that GPU computing is exotic and difficult to master, they will be most impressed. The ease with which you accomplished it will be our secret. If they're people you trust with your secrets, suggest that they buy the book, too.

We have so far looked at how to instruct the CUDA runtime to execute multiple copies of our program in parallel on what we called *blocks*. We called the collection of blocks we launch on the GPU a *grid*. As the name might imply, a grid can be either a one- or two-dimensional collection of blocks. Each copy of the kernel can determine which block it is executing with the built-in variable blockIdx. Likewise, it can determine the size of the grid by using the built-in variable gridDim. Both of these built-in variables proved useful within our kernel to calculate the data index for which each block is responsible.

## Index

A  add() function, CPU vector sums, 40–44  add_to_table() kernel, GPU hash table, 272  ALUs (arithmetic logic units)	locks, 251–254 operations, 168–170 overview of, 163–164, 249 summary review, 183–184, 277
CUDA Architecture, 7 using constant memory, 96	В
anim_and_exit() method, GPU ripples, 70 anim_gpu() routine, texture memory, 123, 129 animation GPU Julia Set example, 50-57 GPU ripple using threads, 69-74	bandwidth, constant memory saving, 106–107 Basic Linear Algebra Subprograms (BLAS), CUBLAS library, 239–240 bin counts, CPU histogram computation, 171–173
heat transfer simulation, 121–125	BLAS (Basic Linear Algebra Subprograms), CUBLAS
animExit(),149	library, 239–240
asynchronous call	blend_kernel() 2D texture memory, 131–133
cudaMemcpyAsync()as, 197	texture memory, 127–133
using events with, 109	blockDim variable
atomic locks	2D texture memory, 132–133
GPU hash table, 274–275	dot product computation, 76–78, 85
overview of, 251–254	dot product computation, incorrect
atomicAdd() atomic locks, 251–254	optimization, 88
histogram kernel using global memory, 180 not supporting floating-point numbers, 251	dot product computation with atomic locks, 255–256
atomicCAS(), GPU lock, 252-253 atomicExch(), GPU lock, 253-254	dot product computation, zero-copy memory, 221–222
atomics, 163–184	GPU hash table implementation, 272
advanced, 249–277	GPU ripple using threads, 72–73
compute capability of NVIDIA GPUs, 164–167	GPU sums of a longer vector, 63–65
dot product and, 248–251	GPU sums of arbitrarily long vectors, 66–67
hash tables. see hash tables	graphics interoperability, 145
histogram computation, CPU, 171–173 histogram computation, GPU, 173–179	histogram kernel using global memory atomics, 179–180
histogram computation, overview, 170 histogram kernel using global memory atomics,	histogram kernel using shared/global memory atomics, 182–183
179–181	multiple CUDA streams, 200
histogram kernel using shared/global memory	ray tracing on GPU, 102
atomics, 181–183	shared memory bitmap, 91
for minimum compute capability, 167–168	temperature update computation, 119–120

blockIdx variable	callbacks, GPUAnimBitmap user registration
2D texture memory, 132–133	for, 149
defined, 57	Cambridge University, CUDA applications, 9–10
dot product computation, 76-77, 85	camera
dot product computation with atomic locks,	ray tracing concepts, 97–98
255–256	ray tracing on GPU, 99–104
dot product computation, zero-copy memory,	cellular phones, parallel processing in, 2
221–222	central processing units. see CPUs (central
GPU hash table implementation, 272	processing units)
GPU Julia Set, 53	cleaning agents, CUDA applications for, 10–11
GPU ripple using threads, 72–73	clickDrag(),149
GPU sums of a longer vector, 63–64	clock speed, evolution of, 2–3
GPU vector sums, 44–45	code, breaking assumptions, 45–46
graphics interoperability, 145	code resources, CUDa, 246–248
histogram kernel using global memory atomics,	collision resolution, hash tables, 260–261
179–180	color
histogram kernel using shared/global memory	CPU Julia Set, 48–49
atomics, 182–183	early days of GPU computing, 5–6
multiple CUDA streams, 200	ray tracing concepts, 98
ray tracing on GPU, 102	compiler
shared memory bitmap, 91	·
temperature update computation, 119–121	for minimum compute capability, 167–168
blocks	standard C, for GPU code, 18–19
defined, 57	complex numbers
GPU Julia Set, 51	defining generic class to store, 49–50
GPU vector sums, 44–45	storing with single-precision floating-point
hardware-imposed limits on, 46	components, 54
splitting into threads. see parallel blocks, splitting	computational fluid dynamics, CUDA applications
into threads	for, 9–10
	compute capability
breast cancer, CUDA applications for, 8–9	compiling for minimum, 167–168
bridges, connecting multiple GPUs, 224	cudaChooseDevice() and, 141
buckets, hash table	defined, 164
concept of, 259–260	of NVIDIA GPUs, 164–167
GPU hash table implementation, 269–275	overview of, 141–142
multithreaded hash tables and, 267–268	computer games, 3D graphic development for, 4–5
bufferObj variable	constant memory
creating GPUAnimBitmap, 149	accelerating applications with, 95
registering with CUDA runtime, 143	measuring performance with events, 108–110
registering with cudaGraphicsGL-	measuring ray tracer performance, 110–114
RegisterBuffer(), 151	overview of, 96
setting up graphics interoperability, 141, 143–144	performance with, 106–107
buffers, declaring shared memory, 76–77	ray tracing introduction, 96–98
	ray tracing on GPU, 98–104
C	ray tracing with, 104–106
cache [] shared memory variable	summary review, 114
declaring buffer of shared memory named, 76–77	constantfunction
dot product computation, 79-80, 85-86	declaring memory as, 104–106
dot product computation with atomic locks,	performance with constant memory, 106-107
255–256	copy_const_kernel() kernel
cacheIndex, incorrect dot product optimization, 88	2D texture memory, 133
caches, texture, 116–117	using texture memory, 129–130

copy_constant_kernel(), computing temperature updates, 119-121	CUDA Memory Checker, 242 CUDA streams
CPUAnimBitmap class, creating GPU ripple, 69–70, 147–148	GPU work scheduling with, 205–208 multiple, 198–205, 208–210
CPUs (central processing units)	overview of, 192
evolution of clock speed, 2–3	single, 192–198
evolution of core count, 3	summary review, 211
freeing memory. see free(), C language	CUDA Toolkit, 238–240
hash tables, 261–267	in development environment, 16–18
histogram computation on, 171–173	CUDA tools
as host in this book, 23	CUBLAS library, 239–240
thread management and scheduling in, 72	CUDA Toolkit, 238–239
vector sums, 39-41	CUFFT library, 239
verifying GPU histogram using reverse CPU	debugging CUDA C, 241–242
histogram, 175–176	GPU Computing SDK download, 240–241
CUBLAS library, 239–240	NVIDIA Performance Primitives, 241
cuComplex structure, CPU Julia Set, 48-49	overview of, 238
cuComplex structure, GPU Julia Set, 53-55	Visual Profiler, 243–244
CUDA, Supercomputing for the Masses , 245–246	CUDA Zone, 167
CUDA Architecture	cuda_malloc_test(), page-locked memory, 189
computational fluid dynamic applications, 9–10 defined, 7	cudaBindTexture(), texture memory, 126-127
environmental science applications, 10–11	<pre>cudaBindTexture2D(), texture memory, 134</pre>
first application of, 7	<pre>cudaChannelFormatDesc(), binding 2D</pre>
medical imaging applications, 8–9	textures, 134
resource for understanding, 244–245	<pre>cudaChooseDevice()</pre>
using, 7–8	defined, 34
CUDA C	GPUAnimBitmap initialization, 150
computational fluid dynamic applications, 9–10	for valid ID, 141–142
CUDA development toolkit, 16–18	cudaD39SetDirect3DDevice(), DirectX
CUDA-enabled graphics processor, 14-16	interoperability, 160–161
debugging, 241–242	cudaDeviceMapHost(), zero-copy memory dot
development environment setup. see development	product, 221
environment setup	cudaDeviceProp structure
development of, 7	cudaChooseDevice() working with, 141
environmental science applications, 10–11	multiple CUDA streams, 200
getting started, 13–20	overview of, 28–31
medical imaging applications, 8–9	single CUDA streams, 193–194
NVIDIA device driver, 16	using device properties, 34
on multiple GPUs. see GPUs (graphics processing	CUDA-enabled graphics processors, 14–16
units), multi-system	cudaEventCreate()
overview of, 21–22	2D texture memory, 134
parallel programming in. see parallel	CUDA streams, 192, 194, 201
programming, CUDA	GPU hash table implementation, 274–275
passing parameters, 24–27	GPU histogram computation, 173, 177 measuring performance with events, 108–110, 112
querying devices, 27–33	• .
standard C compiler, 18–19	page-locked host memory application, 188–189
summary review, 19, 35	performing animation with GPUAnimBitmap, 158 ray tracing on GPU, 100
using device properties, 33–35	standard host memory dot product, 215
writing first program, 22–24 CUDA Data Parallel Primitives Library (CUDPP), 246	texture memory, 124
CUDA event API, and performance, 108–110	zero-copy host memory, 215, 217

cudaEventDestroy()	multiple CPUs, 229
defined, 112	page-locked host memory, 189–190
GPU hash table implementation, 275	ray tracing on GPU, 101
GPU histogram computation, 176, 178	ray tracing with constant memory, 105
heat transfer simulation, 123, 131, 137	shared memory bitmap, 91
measuring performance with events, 111–113	standard host memory dot product, 217
page-locked host memory, 189–190	cudaFreeHost()
texture memory, 136	allocating portable pinned memory, 233
zero-copy host memory, 217, 220	CUDA streams, 198, 204
cudaEventElapsedTime()	defined, 190
2D texture memory, 130	freeing buffer allocated with
	•
CUDA streams, 198, 204	cudaHostAlloc(),190
defined, 112	zero-copy memory dot product, 220
GPU hash table implementation, 275	CUDA-GDB debugging tool, 241–242
GPU histogram computation, 175, 178	cudaGetDevice()
heat transfer simulation animation, 122	CUDA streams, 193, 200
heat transfer using graphics interoperability, 157	device properties, 34
page-locked host memory, 188, 190	zero-copy memory dot product, 220
standard host memory dot product, 216	<pre>cudaGetDeviceCount()</pre>
zero-copy memory dot product, 219	device properties, 34
cudaEventRecord()	getting count of CUDA devices, 28
CUDA streams, 194, 198, 201	multiple CPUs, 224–225
CUDA streams and, 192	<pre>cudaGetDeviceProperties()</pre>
GPU hash table implementation, 274–275	determining if GPU is integrated or discrete, 223
GPU histogram computation, 173, 175, 177	multiple CUDA streams, 200
heat transfer simulation animation, 122	querying devices, 33–35
heat transfer using graphics interoperability,	zero-copy memory dot product, 220
156–157	cudaGLSetGLDevice()
measuring performance with events, 108–109	graphics interoperation with OpenGL, 150
measuring ray tracer performance, 110–113	preparing CUDA to use OpenGL driver, 142
page-locked host memory, 188-190	cudaGraphicsGLRegisterBuffer(), 143, 151
ray tracing on GPU, 100	cudaGraphicsMapFlagsNone(),143
standard host memory dot product, 216	cudaGraphicsMapFlagsReadOnly(),143
using texture memory, 129–130	cudaGraphicsMapFlagsWriteDiscard(),143
cudaEventSynchronize()	cudaGraphicsUnapResources(),144
2D texture memory, 130	cudaHostAlloc()
GPU hash table implementation, 275	CUDA streams, 195, 202
GPU histogram computation, 175, 178	malloc() versus, 186-187
heat transfer simulation animation, 122	page-locked host memory application, 187–192
heat transfer using graphics interoperability, 157	zero-copy memory dot product, 217–220
measuring performance with events, 109, 111, 113	cudaHostAllocDefault()
page-locked host memory, 188, 190	CUDA streams, 195, 202
1 3	default pinned memory, 214
standard host memory dot product, 216 cudaFree ()	
• • • • • • • • • • • • • • • • • • • •	page-locked host memory, 189–190
allocating portable pinned memory, 235	cudaHostAllocMapped()flag
CPU vector sums, 42	default pinned memory, 214
CUDA streams, 198, 205	portable pinned memory, 231
defined, 26–27	zero-copy memory dot product, 217–218
dot product computation, 84, 87	cudaHostAllocPortable(), portable pinned
dot product computation with atomic locks, 258	memory, 230–235
GPU hash table implementation, 269–270, 275	cudaHostAllocWriteCombined()flag
GPU ripple using threads, 69	portable pinned memory, 231
GPU sums of arbitrarily long vectors, 69	zero-copy memory dot product, 217–218

cudaHostGetDevicePointer() portable pinned memory, 234	GPU Julia Set, 52 GPU sums of arbitrarily long vectors, 68
zero-copy memory dot product, 218–219	multiple CUDA streams, 204
cudaMalloc(),124	page-locked host memory, 190
2D texture memory, 133–135	ray tracing on GPU, 101
allocating device memory using, 26	shared memory bitmap, 91
CPU vector sums application, 42	standard host memory dot product, 216
CUDA streams, 194, 201–202	using multiple CPUs, 229
dot product computation, 82, 86	cudaMemcpyHostToDevice()
dot product computation, standard host	CPU vector sums application, 42
memory, 215	dot product computation, 86
dot product computation with atomic locks, 256	GPU sums of arbitrarily long vectors, 68
GPU hash table implementation, 269, 274–275	implementing GPU lock function, 253
GPU Julia Set, 51	measuring ray tracer performance, 111
GPU lock function, 253	multiple CPUs, 228
GPU ripple using threads, 70	multiple CUDA streams, 203
GPU sums of arbitrarily long vectors, 68	page-locked host memory, 189
measuring ray tracer performance, 110, 112	standard host memory dot product, 216
portable pinned memory, 234	cudaMemcpyToSymbol(), constant memory, 105–106
ray tracing on GPU, 100	cudaMemset()
ray tracing with constant memory, 105	GPU hash table implementation, 269
shared memory bitmap, 90	·
using multiple CPUs, 228	GPU histogram computation, 174 CUDA.NET project, 247
using texture memory, 127	cudaSetDevice()
cuda-memcheck, 242	
cudaMemcpy()	allocating portable pinned memory, 231–232, 233–234
2D texture binding, 136	using device properties, 34
copying data between host and device, 27	using multiple CPUs, 227–228
CPU vector sums application, 42	cudaSetDeviceFlags()
dot product computation, 82–83, 86	allocating portable pinned memory, 231, 234
dot product computation with atomic locks, 257	
GPU hash table implementation, 270, 274–275	zero-copy memory dot product, 221 cudaStreamCreate(), 194, 201
GPU histogram computation, 174–175	cudaStreamDestroy(), 174, 207
GPU Julia Set, 52	cudaStreamSynchronize(),197-198,204
GPU lock function implementation, 253	cudaThreadSynchronize(), 219
GPU ripple using threads, 70	cudaUnbindTexture(), 2D texture memory,
GPU sums of arbitrarily long vectors, 68	136–137
heat transfer simulation animation, 122–125	CUDPP (CUDA Data Parallel Primitives Library), 246
measuring ray tracer performance, 111	CUFFT library, 239
page-locked host memory and, 187, 189	CULAtools, 246
ray tracing on GPU, 101	current animation time, GPU ripple using threads,
standard host memory dot product, 216	72–74
using multiple CPUs, 228–229	12-14
cudaMemcpyAsync()	D
GPU work scheduling, 206–208	
multiple CUDA streams, 203, 208–210	debugging CUDA C, 241–242
single CUDA streams, 196	detergents, CUDA applications, 10–11
timeline of intended application execution using	dev_bitmap pointer, GPU Julia Set, 51
multiple streams, 199	development environment setup
cudaMemcpyDeviceToHost()	CUDA Toolkit, 16–18
CPU vector sums application, 42	CUDA-enabled graphics processor, 14–16
dot product computation, 82, 86–87	NVIDIA device driver, 16
GPU hash table implementation, 270	standard C compiler, 18–19
GPU histogram computation, 174–175	summary review, 19

device drivers, 16	overview of, 108-110
device overlap, GPU, 194, 198-199	recording. see cudaEventRecord()
device function	stopping and starting. see
GPU hash table implementation, 268–275	cudaEventDestroy()
GPU Julia Set, 54	summary review, 114
devices	EXIT FAILURE(), passing parameters, 26
getting count of CUDA, 28	ziiii ziii ziii ziii ziii ziii ziii ya a a a a a a a a a a a a a a a a a
GPU vector sums, 41–46	F
passing parameters, 25–27	
querying, 27–33	fAnim(), storing registered callbacks, 149
use of term in this book, 23	Fast Fourier Transform library, NVIDIA, 239
using properties of, 33–35	first program, writing, 22–24
devPtr, graphics interoperability, 144	flags, in graphics interoperability, 143
dim3 variable grid, GPU Julia Set, 51–52	float_to_color() kernels, in graphics
DIMxDIM bitmap image, GPU Julia Set, 49–51, 53	interoperability, 157
direct memory access (DMA), for page-locked	floating-point numbers
memory, 186	atomic arithmetic not supported for, 251
DirectX	CUDA Architecture designed for, 7
adding standard C to, 7	early days of GPU computing not able to handle, 6
breakthrough in GPU technology, 5–6	FORTRAN applications
GeForce 8800 GTX, 7	CUBLAS compatibility with, 239–240
graphics interoperability, 160–161	language wrapper for CUDA C, 246
discrete GPUs, 222–224	forums, NVIDIA, 246
display accelerators, 2D, 4	fractals. see Julia Set example
DMA (direct memory access), for page-locked	free(),Clanguage
memory, 186	cudaFree() versus, 26-27
dot product computation	dot product computation with atomic locks, 258
optimized incorrectly, 87–90	GPU hash table implementation, 275
shared memory and, 76–87	multiple CPUs, 227
standard host memory version of, 215–217	standard host memory dot product, 217
using atomics to keep entirely on GPU, 250–251,	, , ,
254–258	G
dot product computation, multiple GPUs	GeForce 256, 5
allocating portable pinned memory, 230–235	GeForce 8800 GTX, 7
using, 224–229	generate frame(), GPU ripple, 70, 72-73, 154
zero-copy, 217–222	generic classes, storing complex numbers with,
zero-copy performance, 223	49–50
Dr. Dobb's CUDA, 245–246	
DRAMs, discrete GPUs with own dedicated, 222–223	GL_PIXEL_UNPACK_BUFFER_ARB target, OpenGL
draw_func, graphics interoperability, 144–146	interoperation, 151
	glBindBuffer()
E	creating pixel buffer object, 143
end_thread(), multiple CPUs, 226	graphics interoperability, 146
environmental science, CUDA applications for, 10–11	glBufferData(), pixel buffer object, 143
event timer. see timer, event	glDrawPixels()
events	graphics interoperability, 146
computing elapsed time between recorded. see	overview of, 154–155
<pre>cudaEventElapsedTime()</pre>	glGenBuffers(), pixel buffer object, 143
<pre>creating. see cudaEventCreate()</pre>	global memory atomics
GPU histogram computation, 173	GPU compute capability requirements, 167
measuring performance with, 95	histogram kernel using, 179–181
measuring ray tracer performance, 110–114	histogram kernel using shared and, 181–183

globalfunction	zero-copy host memory, 214–222
add function, 43	zero-copy performance, 222–223
kernel call, 23–24	graphics accelerators, 3D graphics, 4–5
running kernel () in GPU Julia Set application,	graphics interoperability, 139–161
51–52	DirectX, 160–161
GLUT (GL Utility Toolkit)	generating image data with kernel, 139–142
graphics interoperability setup, 144	GPU ripple with, 147–154
initialization of, 150	heat transfer with, 154–160
initializing OpenGL driver by calling, 142	overview of, 139–140
glutIdleFunc(),149	passing image data to Open GL for rendering,
glutInit(),150	142–147
glutMainLoop(),144	summary review, 161
GPU Computing SDK download, 18, 240–241	graphics processing units. see GPUs (graphics
GPU ripple	processing units)
with graphics interoperability, 147–154	grey(), GPU ripple, 74
using threads, 69–74	grid
GPU vector sums	as collection of parallel blocks, 45
application, 41–46	defined, 57
of arbitrarily long vectors, using threads, 65–69	three-dimensional, 51
of longer vector, using threads, 63–65	gridDim variable
using threads, 61–63	2D texture memory, 132–133
gpu_anim.h, 152-154	defined, 57
GPUAnimBitmap structure	dot product computation, 77–78
creating, 148–152	dot product computation with atomic locks,
GPU ripple performing animation, 152–154	255–256
heat transfer with graphics interoperability,	GPU hash table implementation, 272
156–160	GPU Julia Set, 53
GPUs (graphics processing units)	GPU ripple using threads, 72–73
called "devices" in this book, 23	GPU sums of arbitrarily long vectors, 66–67
developing code in CUDA C with CUDA-enabled,	graphics interoperability setup, 145 histogram kernel using global memory atomics
14-16	179–180
development of CUDA for, 6–8	histogram kernel using shared/global memory
discrete versus integrated, 222–223	atomics, 182–183
early days of, 5–6	ray tracing on GPU, 102
freeing memory. see cudaFree() hash tables, 268–275	shared memory bitmap, 91
	temperature update computation, 119–120
histogram computation on, 173–179	zero-copy memory dot product, 222
histogram kernel using global memory atomics, 179–181	zero copy memory dot product, zzz
histogram kernel using shared/global memory	H
atomics, 181–183	half-warps, reading constant memory, 107
history of, 4–5	HANDLE ERROR() macro
Julia Set example, 50–57	2D texture memory, 133–136
measuring performance with events, 108–110	CUDA streams, 194–198, 201–204, 209–210
ray tracing on, 98–104	dot product computation, 82–83, 86–87
work scheduling, 205–208	dot product computation with atomic locks,
GPUs (graphics processing units), multiple,	256–258
213–236	GPU hash table implementation, 270
overview of, 213-214	GPU histogram computation completion, 175
portable pinned memory, 230–235	GPU lock function implementation, 253
summary review, 235–236	GPU ripple using threads, 70
using, 224–229	GPU sums of arbitrarily long vectors, 68

heat transfer simulation animation, 122–125 measuring ray tracer performance, 110–114 page-locked host memory application, 188–189 passing parameters, 26 paying attention to, 46 portable pinned memory, 231–235 ray tracing on GPU, 100–101 ray tracing with constant memory, 104–105 shared memory bitmap, 90–91 standard host memory, 127, 129  Many-particle Dynamics), 10–11 hosts allocating memory to. see malloc () CPU vector sums, 39–41 CUDA C blurring device code and, 26 page-locked memory, 186–192 passing parameters, 25–27 use of term in this book, 23 zero-copy host memory, 214–222	
page-locked host memory application, 188–189 passing parameters, 26 paying attention to, 46 portable pinned memory, 231–235 ray tracing on GPU, 100–101 ray tracing with constant memory, 104–105 shared memory bitmap, 90–91 standard host memory, 127, 129  allocating memory to. see malloc () CPU vector sums, 39–41 CUDA C blurring device code and, 26 page-locked memory, 186–192 passing parameters, 25–27 use of term in this book, 23 zero-copy host memory, 214–222	
passing parameters, 26 paying attention to, 46 portable pinned memory, 231–235 ray tracing on GPU, 100–101 ray tracing with constant memory, 104–105 shared memory bitmap, 90–91 standard host memory, 127, 129  CPU vector sums, 39–41 CUDA C blurring device code and, 26 page-locked memory, 186–192 passing parameters, 25–27 use of term in this book, 23 zero-copy host memory, 214–222	
paying attention to, 46 portable pinned memory, 231–235 ray tracing on GPU, 100–101 ray tracing with constant memory, 104–105 shared memory bitmap, 90–91 standard host memory dot product, 215–217 texture memory, 127, 129  CUDA C blurring device code and, 26 page-locked memory, 186–192 passing parameters, 25–27 use of term in this book, 23 zero-copy host memory, 214–222	
portable pinned memory, 231–235 ray tracing on GPU, 100–101 ray tracing with constant memory, 104–105 shared memory bitmap, 90–91 standard host memory dot product, 215–217 texture memory, 127, 129  page-locked memory, 186–192 passing parameters, 25–27 use of term in this book, 23 zero-copy host memory, 214–222	
ray tracing on GPU, 100–101 passing parameters, 25–27 use of term in this book, 23 shared memory bitmap, 90–91 zero-copy host memory, 214–222 texture memory, 127, 129	
ray tracing with constant memory, 104–105 shared memory bitmap, 90–91 standard host memory dot product, 215–217 texture memory, 127, 129  use of term in this book, 23 zero-copy host memory, 214–222	
ray tracing with constant memory, 104–105 shared memory bitmap, 90–91 standard host memory dot product, 215–217 texture memory, 127, 129  use of term in this book, 23 zero-copy host memory, 214–222	
standard host memory dot product, 215–217 texture memory, 127, 129	
standard host memory dot product, 215–217 texture memory, 127, 129	
1 1 1 017 000	
zero-copy memory dot product, 217–222 idle func() member, GPUAnimBitmap,	15/
hardware IEEE requirements, ALUs, 7	134
decoupling parallelization from method of	
executing, 66 increment operator (x++), 168–170	
performing atomic operations on memory, 167 initialization	
hardware limitations CPU hash table implementation, 263, 266	
GPU sums of arbitrarily long vectors, 65–69 CPU histogram computation, 171	
number of blocks in single launch, 46 GLUT, 142, 150, 173–174	
number of threads per block in kernel launch, 63 GPUAnimBitmap, 149	
hash function inner products. see dot product computation	
CPU hash table implementation, 261–267 integrated GPUs, 222–224	
GPU hash table implementation, 268–275 interleaved operations, 169–170	
overview of, 259–261 interoperation. see graphics interoperability	
hash tables	
concepts, 259–261	
CPU, 261-267 julia() function, 48-49, 53	
GPU, 268–275 Julia Set example	
multithreaded, 267–268 CPU application of, 47–50	
performance, 276–277 GPU application of, 50–57	
summary review, 277 overview of, 46–47	
heat transfer simulation	
2D texture memory, 131–137	
animating 121–125	
computing temperature undates 119–121 Kernet	
with graphics interoperability 154–160 2D texture memory, 131–133	
simple heating model, 117–118 blockIdx.x variable, 44	
using texture memory, 125–131 call to, 23–24	
"Hello, World" example defined, 23	
kernel call, 23–24 GPU histogram computation, 176–178	
passing parameters, 24–27 GPU Julia Set, 49–52	
writing first program, 22–23 GPU ripple performing animation, 154	
Highly Optimized Object-oriented Many-particle  GPU ripple using threads, 70–72	
Dynamics (HOOMD), 10–11 GPU sums of a longer vector, 63–65	
histogram computation graphics interoperability, 139–142, 144–14	5
on CPUs, 171–173 "Hello, World" example of call to, 23–24	
on GPUs, 173–179 launching with number in angle brackets t	hat is
overview, 170 not 1, 43–44	
histogram kernel passing parameters to, 24–27	
using global memory atomics, 179–181 ray tracing on GPU, 102–104	
using shared/global memory atomics, 181–183 texture memory, 127–131	
hit () method, ray tracing on GPU, 99, 102 key func, graphics interoperability, 144–14	. 6

keys CPU hash table implementation, 261–267 GPU hash table implementation, 269–275 hash table concepts, 259–260	GPU histogram computation, 173–174 page-locked host (pinned), 186–192 querying devices, 27–33 shared. see shared memory texture. see texture memory
T. Control of the Con	use of term in this book, 23
lenguage weepnage 2// 2/7	Memory Checker, CUDA, 242
language wrappers, 246–247	memset(), C language, 174
LAPACK (Linear Algebra Package), 246	Microsoft Windows, Visual Studio C compiler, 18–19
light effects, ray tracing concepts, 97	Microsoft.NET, 247
Linux, standard C compiler for, 19	
Lock structure, 254–258, 268–275	multicore revolution, evolution of CPUs, 3 multiplication, in vector dot products, 76
locks, atomic, 251–254	multithreaded hash tables, 267–268
M	mutex, GPU lock function, 252–254
M	mucex, GPO tock function, 252–254
Macintosh OS X, standard C compiler, 19	M
main()routine	N
2D texture memory, 133–136	nForce media and communications processors
CPU hash table implementation, 266–267	(MCPs), 222–223
CPU histogram computation, 171	NVIDIA
dot product computation, 81–84	compute capability of various GPUs, 164–167
dot product computation with atomic locks, 255–256	creating 3D graphics for consumers, 5
GPU hash table implementation, 273–275	creating CUDA C for GPU, 7
GPU histogram computation, 173	creating first GPU built with CUDA Architecture, 7
GPU Julia Set, 47, 50–51	CUBLAS library, 239–240
GPU ripple using threads, 69–70	CUDA-enabled graphics processors, 14–16
GPU vector sums, 41–42	CUDA-GDB debugging tool, 241–242
graphics interoperability, 144	CUFFT library, 239
page-locked host memory application, 190–192	device driver, 16
ray tracing on GPU, 99–100	GPU Computing SDK download, 18, 240–241
ray tracing with constant memory, 104–106	Parallel NSight debugging tool, 242
shared memory bitmap, 90	Performance Primitives, 241
single CUDA streams, 193–194	products containing multiple GPUs, 224
zero-copy memory dot product, 220–222	Visual Profiler, 243–244
malloc()	NVIDIA CUDA Programming Guide, 31
cudaHostAlloc() versus, 186	
cudaHostAlloc()versus, 190	0
cudaMalloc() versus, 26	offset, 2D texture memory, 133
ray tracing on GPU, 100	on-chip caching. see constant memory; texture
mammograms, CUDA applications for medical	memory
imaging, 9	one-dimensional blocks
maxThreadsPerBlock field, device properties, 63	GPU sums of a longer vector, 63
media and communications processors (MCPs), 223	two-dimensional blocks versus, 44
medical imaging, CUDA applications for, 8–9	online resources. see resources, online
memcpy(), Clanguage, 27	OpenGL
memory	creating GPUAnimBitmap, 148–152
allocating device. see cudaMalloc()	in early days of GPU computing, 5–6
constant. see constant memory	generating image data with kernel, 139–142
CUDA Architecture creating access to, 7	interoperation, 142–147
early days of GPU computing, 6	writing 3D graphics, 4
executing device code that uses allocated, 70	operations, atomic, 168–170
freeing. see cudaFree(): free(). Clanguage	optimization, incorrect dot product, 87-90

P	properties
page-locked host memory	cudaDeviceProp structure. see
allocating as portable pinned memory, 230–235	cudaDeviceProp structure
overview of, 186–187	maxThreadsPerBlock field for device, 63
restricted use of, 187	reporting device, 31
single CUDA streams with, 195–197	using device, 33–35
parallel blocks	PyCUDA project, 246–247
GPU Julia Set, 51	Python language wrappers for CUDA C, 246
GPU vector sums, 45	Tython tanguage wrappers for OODA 0, 240
	0
parallel blocks, splitting into threads	Q
GPU sums of arbitrarily long vectors, 65–69	querying, devices, 27–33
GPU sums of longer vector, 63–65	
GPU vector sums using threads, 61–63	R
overview of, 60	rasterization, 97
vector sums, 60–61	ray tracing
Parallel NSight debugging tool, 242	concepts behind, 96–98
parallel processing	with constant memory, 104–106
evolution of CPUs, 2–3	on GPU, 98-104
past perception of, 1	measuring performance, 110–114
parallel programming, CUDA	read-modify-write operations
CPU vector sums, 39–41	atomic operations as, 168–170, 251
example, CPU Julia Set application, 47–50	using atomic locks, 251–254
example, GPU Julia Set application, 50–57	read-only memory. see constant memory; texture
example, overview, 46–47	
GPU vector sums, 41–46	memory
overview of, 38	reductions
summary review, 56	dot products as, 83
summing vectors, 38–41	overview of, 250
parameter passing, 24-27, 40, 72	shared memory and synchronization for, 79–81
PC gaming, 3D graphics for, 4–5	references, texture memory, 126–127, 131–137
PCI Express slots, adding multiple GPUs to, 224	registration
performance	bufferObj with cudaGraphicsGLRegister-
constant memory and, 106–107	Buffer(),151
evolution of CPUs, 2–3	callback, 149
hash table, 276	rendering, GPUs performing complex, 139
launching kernel for GPU histogram computation,	resource variable
176–177	creating GPUAnimBitmap, 148-152
measuring with events, 108–114	graphics interoperation, 141
page-locked host memory and, 187	resources, online
zero-copy memory and, 222–223	CUDA code, 246-248
pinned memory	CUDA Toolkit, 16
allocating as portable, 230–235	CUDA University, 245
cudaHostAllocDefault() getting default, 214	CUDPP, 246
as page-locked memory. see page-locked host	CULAtools, 246
	Dr. Dobb's CUDA, 246
memory	GPU Computing SDK code samples, 18
pixel buffer objects (PBO), OpenGL, 142–143	
pixel shaders, early days of GPU computing, 5–6	language wrappers, 246–247
pixels, number of threads per block, 70–74	NVIDIA device driver, 16
portable computing devices, 2	NVIDIA forums, 246
Programming Massively Parallel Processors: A	standard C compiler for Mac OS X, 19
Hands-on Approach (Kirk, Hwu), 244	Visual Studio C compiler, 18

*	
resources, written	development environment, 18–19
CUDA U, 245–246	kernel call, 23–24
forums, 246	start event, 108–110
programming massive parallel processors, 244–245	start_thread(), multiple CPUs, 226-227
ripple, GPU	stop event, 108–110
with graphics interoperability, 147–154	streams
producing, 69–74	CUDA, overview of, 192
routine()	CUDA, using multiple, 198–205, 208–210
allocating portable pinned memory, 232–234	CUDA, using single, 192–198
using multiple CPUs, 226–228	GPU work scheduling and, 205–208
Russian nesting doll hierarchy, 164	overview of, 185–186
	page-locked host memory and, 186–192
S	summary review, 211
scalable link interface (SLI), adding multiple GPUs	supercomputers, performance gains in, 3
with, 224	surfactants, environmental devastation of, 10
scale factor, CPU Julia Set, 49	synchronization
scientific computations, in early days, 6	of events. see cudaEventSynchronize()
screenshots	of streams, 197–198, 204
animated heat transfer simulation, 126	of threads, 219
GPU Julia Set example, 57	synchronization, and shared memory
GPU ripple example, 74	dot product, 76–87
graphics interoperation example, 147	dot product optimized incorrectly, 87–90
ray tracing example, 103–104	overview of, 75
rendered with proper synchronization, 93	shared memory bitmap, 90–93
rendered without proper synchronization, 92	syncthreads()
shading languages, 6	dot product computation, 78–80, 85
shared data buffers, kernel/OpenGL rendering	shared memory bitmap using, 90–93
interoperation, 142	unintended consequences of, 87–90
shared memory	_
atomics, 167, 181–183	Т
bitmap, 90–93	task parallelism, CPU versus GPU applications, 185
CUDA Architecture creating access to, 7	TechniScan Medical Systems, CUDA applications, 9
dot product, 76–87	temperatures
dot product optimized incorrectly, 87–90	computing temperature updates, 119–121
and synchronization, 75	heat transfer simulation, 117–118
Silicon Graphics, OpenGL library, 4	heat transfer simulation animation, 121–125
simulation	Temple University research, CUDA applications,
animation of, 121–125	10–11
challenges of physical, 117	tex1Dfetch() compiler intrinsic, texture memory
computing temperature updates, 119–121	127–128, 131–132
simple heating model, 117–118	tex2D() compiler intrinsic, texture memory,
SLI (scalable link interface), adding multiple GPUs	132–133
with, 224	texture, early days of GPU computing, 5–6
spatial locality	texture memory
designing texture caches for graphics with, 116	animation of simulation, 121–125
heat transfer simulation animation, 125–126	defined, 115
split parallel blocks. see parallel blocks, splitting	overview of, 115–117
into threads	simulating heat transfer, 117–121
standard C compiler	summary review, 137
compiling for minimum compute capability,	two-dimensional, 131–137
167–168	using 125-131

threadIdx variable	time, GPU ripple using threads, 72–74
2D texture memory, 132–133	timer, event. see cudaEventElapsedTime()
dot product computation, 76–77, 85	Toolkit, CUDA, 16–18
dot product computation with atomic locks,	two-dimensional blocks
255–256	arrangement of blocks and threads, 64
GPU hash table implementation, 272	GPU Julia Set, 51
GPU Julia Set, 52	GPU ripple using threads, 70
GPU ripple using threads, 72–73	gridDim variable as, 63
GPU sums of a longer vector, 63–64	one-dimensional indexing versus, 44
GPU sums of arbitrarily long vectors, 66–67	two-dimensional display accelerators, development
GPU vector sums using threads, 61	of GPUs, 4
histogram kernel using global memory atomics,	two-dimensional texture memory
179–180	defined, 116
histogram kernel using shared/global memory	heat transfer simulation, 117–118
atomics, 182–183	overview of, 131–137
multiple CUDA streams, 200	0verview 01, 101 107
ray tracing on GPU, 102	U
setting up graphics interoperability, 145	_
shared memory bitmap, 91	ultrasound imaging, CUDA applications for, 9
temperature update computation, 119–121	unified shader pipeline, CUDA Architecture, 7
zero-copy memory dot product, 221	university, CUDA, 245
threads coding with, 38–41	W
constant memory and, 106–107	V
GPU ripple using, 69–74	values
GPU sums of a longer vector, 63–65	CPU hash table implementation, 261–267
GPU sums of arbitrarily long vectors, 65–69	GPU hash table implementation, 269–275
GPU vector sums using, 61–63	hash table concepts, 259–260
hardware limit to number of, 63	vector dot products. see dot product computation
histogram kernel using global memory atomics,	vector sums
179–181	CPU, 39-41
incorrect dot product optimization and divergence	GPU, 41–46
of, 89	GPU sums of arbitrarily long vectors, 65–69
multiple CPUs, 225–229	GPU sums of longer vector, 63–65
overview of, 59-60	GPU sums using threads, 61–63
ray tracing on GPU and, 102–104	overview of, 38-39, 60-61
read-modify-write operations, 168-170	verify_table(), GPU hash table, 270
shared memory and. see shared memory	Visual Profiler, NVIDIA, 243–244
summary review, 94	Visual Studio C compiler, 18–19
synchronizing, 219	
threadsPerBlock	W
allocating shared memory, 76–77	warps, reading constant memory with, 106–107
dot product computation, 79–87	while()loop
three-dimensional blocks, GPU sums of a longer	CPU vector sums, 40
vector, 63	GPU lock function, 253
three-dimensional graphics, history of GPUs, 4–5	work scheduling, GPU, 205–208
three-dimensional scenes, ray tracing producing 2-D	·
image of, 97 tid variable	Z
blockIdx.x variable assigning value of, 44	zero-copy memory
checking that it is less than N, 45–46	allocating/using, 214–222
dot product computation, 77–78	defined, 214
parallelizing code on multiple CPUs, 40	performance, 222–223