

Upgrading and Repairing PCs, 15th Anniversary Edition

Copyright © 2004 by Que Publishing

International Standard Book Number: 0-7897-2974-1

Warning and Disclaimer

Every effort has been made to make this book as complete and as accurate as possible, but no warranty or fitness is implied. The information provided is on an "as is" basis. The author and the publisher shall have neither liability nor responsibility to any person or entity with respect to any loss or damages arising from the information contained in this book or from the use of the CD or programs accompanying it.

When reviewing corrections, always check the print number of your book. Corrections are made to printed books with each subsequent printing. To determine the print number of your book, view the copyright page. The print number is the right-most number on the line below the "First Printing" line. For example, the following indicates that this is the 2nd printing of this title and it was printed in August 2003.

First Printing: August 2003

06 05 04 03 4 3 2

First and Second Printing Corrections

Pg	Error	Correction
10	Timeline, left columns 1822 Charles Babbage conceives the Difference Engine...	1822 Charles Babbage introduces the Difference Engine...
12	Timeline, right column 1981 Philips and Sony introduce the CD-DA (Compact Disc Digital Audio) drive. Sony is the first with a CD player on the market.	1981 Philips and Sony introduce the CD-DA (Compact Disc Digital Audio) format. 1982 Sony is the first with a CD player on the market.
15	5th paragraph, 2nd sentence: In 1943, Alan Turing completed...	In 1943, Tommy Flowers completed...
18	3rd paragraph, 5th sentence (7th line): Smaller than a thumbnail and packing 2,300 transistors with 10-micron (millionth of a meter) spacing, the \$200 chip delivered as much computing power as the first electronic computer, ENIAC.	Smaller than a thumbnail and packing 2,300 transistors with 10-micron (millionth of a meter) spacing, the \$200 chip delivered as much computing power as one of the first electronic computers, ENIAC.
20	1st paragraph after "Birth of the Personal Computer" heading, 3rd sentence: In late 1973 , Intel introduced the 8080 microprocessor,...	In April 1974 , Intel introduced the 8080 microprocessor,...

<p>42- 43</p>	<p>Table 3.1:</p> <p>5th row [386SL], 7th column [Level 1 Cache]: 0KB¹</p> <p>8th row, 1st column: 486SX²</p> <p>12th row, 1st column: 486DX²</p> <p>13th row, 1st column: 486DX⁴</p> <p>16th row [Pentium 75-200], 14th column [Date Introduced]: Oct. '94</p> <p>18th row [Pentium Pro], 2nd column [CPU Clock]: 2x-3x</p> <p>23rd row [Celeron III], 13th column [No. of Transistors]: 28.1M⁴</p> <p>28th row [Pentium II Xeon], 14th column [Date Introduced]: April '98</p> <p>36th row [Itanium 2], 9th column [Level 2 Cache]: 96KB⁷</p> <p>36th row [Itanium 2], 14th column [Date Introduced]: June '02</p>	<p>0KB¹ (note the superscript 1; font size is too small in book)</p> <p>486SX²</p> <p>486DX²</p> <p>486DX⁴</p> <p>March '94</p> <p>2x-4x</p> <p>28.1M⁴ [superscript 4]</p> <p>June '98</p> <p>256KB⁷</p> <p>July '02</p>
<p>44</p>	<p>Table 3.2</p> <p>1st row [AMD K5], 2nd column:</p> <p>1.5x-1.75x</p>	<p>1.5x-2x</p>


48	<p>2nd paragraph, 1st sentence:</p> <p>More advanced sixth-generation processors, such as the Pentium III, Athlon XP, and Pentium 4...</p>	<p>More advanced sixth- and seventh-generation processors, such as the Pentium III, Athlon XP, and Pentium 4...</p>
50	<p>5th paragraph:</p> <p>Note that even though Windows Me is based on Windows 98, Microsoft removed the Startup menu option in an attempt to further wean us from any 16-bit operation. Windows NT, 2000, and XP also lack the capability to interrupt the startup in this manner. For these operating systems, you need a Startup Disk (floppy), which you can create and then use to boot the system...</p>	<p>Note that even though Windows Me is based on Windows 98, Microsoft removed the DOS Startup menu option in an attempt to further wean us from any 16-bit operation. Windows NT, 2000, and XP also lack the capability to startup DOS in this manner. For these operating systems, you need a Startup Disk (CD or floppy), which you can use to boot the system...</p>
54	<p>2nd paragraph, 2nd sentence:</p> <p>For example, a Pentium 4 2.53GHz chip runs at a multiple of 19/4 (4.75x) times the motherboard speed of 533MHz, whereas...</p>	<p>For example, a Pentium 4 2.53GHz chip runs at a multiple of 19/4 (4.75x) times the motherboard speed of 333MHz, whereas...</p>
70	<p>Table 3.10, 2nd group of bold column headings, last column:</p> <p>Athlon XP</p>	<p>Athlon XP⁴ [superscript 4]</p>
71	<p>2nd paragraph, 5th line:</p> <p>universalized and incorporated into all Pentium and later processors.</p>	<p>universalized and incorporated into all 75MHz and faster Pentium and later processors.</p>

85	<p>Table 3.12</p> <p>6th row, 1st column: Socket 62</p> <p>9th row, last column: Aug. '98</p>	<p>Socket 6² [superscript 2]</p> <p>Nov. '98</p>
90	<p>2nd paragraph, 2nd sentence:</p> <p>Socket 7, therefore, has 321 pins total in a 21X21 SPGA arrangement.</p>	<p>Socket 7, therefore, has 321 pins total in a 37X37 SPGA arrangement.</p>
91	<p>4th paragraph, 1st sentence:</p> <p>In January 1999, Intel introduces a new socket for P6 class processors.</p>	<p>In November 1998, Intel introduces a new socket for P6 class processors.</p>
113	<p>Table 3.17</p> <p>Delete the 4th row [Banyas - duplicate entry]</p> <p>10th row, last column: Mobile Pentium4 w/DRAM controller</p>	<p>Mobile Pentium 3/4 hybrid w/large L2 cache</p>
115	<p>5th paragraph, 1st sentence:</p> <p>Intel introduced the 8086 processor in 1976.</p> <p>7th paragraph, 2nd sentence:</p> <p>The 286 chip, first introduced in 1981,...</p>	<p>Intel introduced the 8086 processor in 1978.</p> <p>The 286 chip, first introduced in 1982,...</p>

120	<p>Heading, 3rd column:</p> <p>DX4 (2.5x mode) Speed</p> <p>Heading, 4th column:</p> <p>DX4 (3x mode) Speed</p> <p>Heading, 5th column:</p> <p>DX4</p>	<p>DX4 (2x mode) Speed</p> <p>DX4 (2.5x mode) Speed</p> <p>DX4 (3x mode) Speed</p>
125	<p>3rd paragraph, 2nd sentence:</p> <p>The DX2 contains 1.1 million transistors on a three-layer form.</p>	<p>The DX2 contains 1.2 million transistors on a three-layer form.</p>
126	<p>2nd paragraph, 1st line after "AMD 486 (5x86)" heading:</p> <p>The 5x85 offered high-performance...</p>	<p>The 5x86 offered high-performance...</p>
128	<p>Table 3.19</p> <p>2nd row, 2nd column:</p> <p>60, 66, 75, 90, 100, 120, 133, 150, 166, 200MHz (second generation)</p>	<p>60/66MHz (first generation), 75/90/100/120/133/150/166/200MHz (second</p>

	<p>200MHz (second generation)</p> <p>11th row, 2nd column: 3.1 million</p>	<p>generation)</p> <p>3.1 million (first generation), 3.3 million (second generation)</p>
130	<p>6th paragraph, 1st sentence:</p> <p>All Pentium processors are SL enhanced...</p>	<p>All 75MHz and faster Pentium processors are SL enhanced...</p>
137	<p>Paragraph after "AMD-K5" heading, 1st sentence:</p> <p>...available as the PR75, PR90, PR100, PR120, PR133, and PR-166.</p> <p>Last bulleted item on the page:</p> <ul style="list-style-type: none"> • Pin-selectable clock multiples of 1.5x and 2x 	<p>...available as the PR75, PR90, PR100, PR120, PR133, PR166, and PR200.</p> <ul style="list-style-type: none"> • Pin-selectable clock multiples of 1.5x, 1.75x, and 2x
141	<p>Table 3.23, third line:</p> <p>CPU 2.5x, 3x</p>	<p>CPU Clock 2x, 2.5x, 3x, 3.5x, 4x</p>
142	<p>Table 3.24</p> <p>4th row:</p> <p>Cache 8Kx2 L1, 512KB core-speed L2</p> <p>9th row:</p> <p>Cache memory 8Kx2 speed L2</p>	<p>Cache 8Kx2 (16KB) L1, 512KB core-speed L2</p> <p>Cache memory 8Kx2 (16KB) L1, 256KB core-speed L2</p>

142	1st paragraph, after Table 3.24: As you saw in Table 3.5 ,...	As you saw in Table 3.4,...
162	Table 3.30: Remove the last row in the table [1200 133 9x SL5PM...], it is a repeat of a previous row.	
169	3rd paragraph, 1st line: The Athlon is available in speeds from 550MHz up to...	The Athlon is available in speeds from 500MHz up to...
171	Table 3.33: Delete the 9th column [Max. Current (A)]	Although the figures are taken directly from the AMD datasheet, the max. current x voltage doesn't exactly equal the max. power specs.
171	Table 3.34: Delete the 7th column [Max. Current].	Although the figures are taken directly from the AMD datasheet, the max. current x voltage doesn't exactly equal the max. power specs.
200	1st paragraph, 6th line: ...and harder to come by. Figure 4.3 shows the onboard features and layout of a late- model Baby-AT motherboard.	...and harder to come by. Figure 4.5 shows the onboard features and layout of a late- model Baby-AT motherboard.

<p>212</p>	<p>Figure 4.14, far left side: 9.800 (243.84) [height]</p>	 <p>9.600 (243.84) [height]</p>
<p>215</p>	<p>4th paragraph, 3rd sentence: In essence, all mini-ATX boards...</p>	<p>In essence, all mini-ITX boards...</p>
<p>220</p>	<p>3rd paragraph, 1st sentence: Note the position of the optional AGP slot shown previously in Figure 4.13,...</p>	<p>Note the position of the optional AGP slot shown in Figure 4.20,...</p>


228	<p>Table 4.7</p> <p>6th row [Socket 6], 3rd column [Pin Layout]: 1x19 PGA</p> <p>12th row [Socket A (462)], 5th column [Supported Processors]: AMD Athlon/Athlon XP/Duron PGA</p>	<p>19x19 PGA</p> <p>AMD Athlon/Athlon XP/Duron PGA/FC-PGA</p>
232	<p>1st paragraph after the table, 3rd line:</p> <p>...which consisted of two components: the 82443BX North Bridge and the 82371EX South Bridge.</p>	<p>...which consisted of two components: the 82443BX North Bridge and the 82371EB South Bridge.</p>
235	<p>5th paragraph, last sentence:</p> <p>The LPC bus has a maximum bandwidth of 6.67Mbps, which is close to ISA and more than enough to support devices such as ROM BIOS and Super I/O chips.</p>	<p>The LPC bus has a maximum bandwidth of 16.67Mbps, which is close to ISA and more than enough to support devices such as ROM BIOS and Super I/O chips.</p>
243	<p>Table 4.12, 7th row:</p> <p>Maximum memory 8GB 1GB 1GB</p>	<p>Maximum memory 1GB 8GB 1GB</p>
244	<p>Table 4.14</p> <p>Heading, 4th column: 815</p> <p>Heading, 5th column: 815E</p>	<p>815⁴ [superscript 4]</p> <p>815E⁴ [superscript 4]</p>

	<p>2nd to last row, last 2 columns:</p> <p>AGP 2x³ AGP 2x³ [superscript 3]</p> <p>Footnote 2:</p> <p>2. The 810 chipsets have integrated...</p>	<p>AGP 2x² AGP 2x² [superscript 2]</p> <p>2. These 810/815 chipsets have integrated...</p> <p>3.</p>
255	<p>1st group of bullet points, 4th bullet:</p> <ul style="list-style-type: none"> • PC100 or PC133 CL-2 SDRAM (also PC66 with 815G/GE) 	<ul style="list-style-type: none"> • PC100 or PC133 CL-2 SDRAM (also PC66 with 815G/EG)

258

Figure 4.36, third box in middle of the figure:

~~82810~~ ICH I/O Controller Hub 241 pins




82801 ICH I/O Controller Hub 241 pins

263	6th paragraph, 1st sentence: The VT82C596 South Bridge supports both ACPI and APM and includes an integrated USB controller and dual Ultra DMA-66 EIDE ports.	The VT82C596 South Bridge supports both ACPI and APM and includes an integrated USB controller and dual Ultra DMA-33 ATA ports.
263	Second entry of bulleted list: • AGP 1x	• AGP 2x
263	Last sentence on the page: The Apollo Pro consists of two chips: a VT82C693 North Bridge paired with either the VT82C596A mobile South Bridge or the VT82C686A Super South Bridge .	The Apollo Pro Plus consists of two chips: a VT82C693 North Bridge paired with the VT82C596A South Bridge.
264	Table 4.19, heading, 4th column: Apollo KLE133 (PM601)	Apollo PME133 (PM601)
264	Table 4.19 1st row [Part number], 9th column [Apollo Pro 266/266T]: VT8653	VT8633
264	Table 4.19 13th row [South Bridge], 6th column [Apollo Pro133]: VT82C596B or VT82C586A 13th row [South Bridge], 7th column [Apollo Pro133A]: VT82C686A	VT82C596B or VT82C686A VT82C596B or VT82C686A

265	<p>Second section heading and paragraph below it:</p> <p>Apollo KLE133</p> <p>The VIA Apollo KLE133 (previously known as the PM601) chipset is a highly integrated chipset platform designed for the value PC and Internet appliance market. As such, this chipset has a built-in Trident Blade3D graphics engine and 10/100 Ethernet. The KLE133 is designed for Slot 1 and Socket 370 processors...</p>	<p>Apollo PLE133</p> <p>The VIA Apollo PLE133 (previously known as the PM601) chipset is a highly integrated chipset platform designed for the value PC and Internet appliance market. As such, this chipset has a built-in Trident Blade3D graphics engine and 10/100 Ethernet. The PLE133 is designed for Slot 1 and Socket 370 processors...</p>
266	<p>First line:</p> <p>The VIA Apollo KLE133 is a two-chip set consisting of...</p>	<p>The VIA Apollo PLE133 is a two-chip set consisting of...</p>
272	<p>Table 4.24, 5th column:</p> <p>ICH4</p> <p>828201DB</p> <p>UDMA-100</p> <p>No</p> <p>No</p> <p>3C/6P</p> <p>No</p>	<p>ICH4</p> <p>828201DB</p> <p>UDMA-100</p> <p>No</p> <p>No</p> <p>3C/6P</p> <p>Yes</p>


	<p>Yes</p> <p>2.2</p> <p>Me</p> <p>Yes</p> <p>SMM/ACPI 2.0</p> <p>Yes</p>	<p>Yes</p> <p>2.2</p> <p>No</p> <p>Yes</p> <p>SMM/ACPI 2.0</p> <p>Yes</p>
281	<p>1st section heading:</p> <p>M1581/M1563</p> <p>1st paragraph, 1st sentence:</p> <p>ALi's M1581/1563 chipset for the Pentium 4 processor brings...</p>	<p>M1681/M1563</p> <p>ALi's M1681/1563 chipset for the Pentium 4 processor brings...</p>
289	<p>Table 4.36</p> <p>5th row [VT8237], 3rd column [Number of USB ports]: 6</p>	<p>8</p>
290	<p>2nd heading:</p> <p>ProSavage PM133</p>	<p>ProSavage KM133</p>
290	<p>5th paragraph (below "ProSavage PM133"), 1st sentence:</p> <p>The VIA ProSavage PM133 integrates...</p>	<p>The VIA ProSavage KM133 integrates...</p>

292	<p>Figure 4.44 caption: VIA VT400A block diagram.</p>	VIA KT 400A block diagram.
292	<p>Figure 4.44, text under the second central block (KT400A North Bridge): 6X V-Link</p>	 <p>The diagram illustrates the VIA KT400A chipset architecture. At the top, an AMD Athlon™ XP and Duron™ Processor is connected to the KT400A North Bridge via a 200/266/333MHz FSB. The North Bridge is connected to a Memory bus (200/266/333/400MHz) and an AGP8X graphics interface. It also connects to a Network Interface PHY (VT6103) for 10/100 Ethernet. The North Bridge is linked to the VT8237 South Bridge via an 8X V-Link. The South Bridge manages PCI slots and a PCI bus, and is connected to Serial ATA, ATA 133, and an EPR03 controller. It also handles 8X USB 2.0, AC-Link, and LPC signals. The South Bridge is connected to a VT1211 LPC Super I/O controller, which manages Serial/IR, Parallel, Floppy Disk, Keyboard, and Mouse. Additionally, the South Bridge is connected to a VT1616 AC97 Audio Codec and an MC-97 Modem Codec.</p> <p>8X V-Link</p>

299	<p>Table 4.39 Continued</p> <p>8th row [HyperTransport Speed], 3rd column [nForce2 IGP]: 400MBps</p> <p>8th row [HyperTransport Speed], 4th column [nForce2 SPP]: 400MBps</p>	<p>800MBps</p> <p>800MBps</p>
311	<p>Table 4.57 Continued</p> <p>19th row [USB 2.0], 2nd column [Bus Width]: 2</p> <p>19th row [USB 2.0], 3rd column [Bus Speed]: 240</p>	<p>1</p> <p>480</p>
317	<p>1st paragraph, 2nd sentence:</p> <p>Note the high-speed CPU bus running up to 333MHz (2,664MBps throughput) and the use of DDR SDRAM DIMM modules that support a matching bandwidth of 2,664MBps.</p>	<p>Note the high-speed CPU bus running up to 333MHz (2,667MBps throughput) and the use of DDR SDRAM DIMM modules that support a matching bandwidth of 2,667MBps.</p>

318 Figure 4.55, middle top of figure:

Socket ~~423~~




Socket ~~423~~


319 Paragraph above "The Memory Bus" heading, last sentence:





Refer to Table **4.58** for a more complete list of various processor bus bandwidths.

Refer to Table **4.57** for a more complete list of various processor bus bandwidths.

327	<p>Note, 2nd sentence:</p> <p>(In such a case, the local bus-slotted I/O shown in Figure 4.66 would in fact be built-in I/O.)</p>	<p>(In such a case, the local bus-slotted I/O shown in Figure 4.64 would in fact be built-in I/O.)</p>
395	<p>Paragraph above "BIOS Setup Menus," 2nd sentence:</p> <p>Using the Intel D845PEBT2 D845PEBT2 motherboard as an example...</p>	<p>Using the Intel D845PEBT2 motherboard as an example...</p>
400	<p>Table 5.15, 2nd row (PCI Latency Timer), 2nd column (Options):</p> <p>32 (default) 64 96 128 160 192 224 248</p>	<p>32 (default) 64 96 128 160 192 224 248</p>
405	<p>Table 5.21, 1st row, 1st column [Feature], CHANGE:</p> <p>[blank field]</p>	<p>Event Log</p>
433	<p>2nd to last paragraph:</p> <p>Like EDO RAM, your chipset must support this type of memory for it to be usable in your system. Starting in 1997 with the 430VX...</p>	<p>Like EDO RAM, your chipset must support this type of memory for it to be usable in your system. Starting in 1996 with the 430VX...</p>

438	<p>7th paragraph, 1st sentence:</p> <p>Figure 6.1 shows the relationship between clock and data cycles; you can see 5 total clock cycles (each with a falling and a rising edge) and 10 data cycles in the same time.</p>	<p>Figure 6.1 shows the relationship between the DDR (double data rate) clock and data cycles used by RDRAM and DDR SDRAM.</p>
439	<p>Figure 6.1: Replace figure and caption:</p> <p>Figure 6.1 RDRAM clock and data cycle relationship.</p>	<div style="text-align: center;">  <p>SDR 1 transfer per clock cycle Clock Freq = 100MHz Data Freq = 100MHz</p> <p>DDR 2 transfers per clock cycle Clock Freq = 100MHz Data Freq = 200MHz</p> </div> <p>Figure 6.1 SDR (single data rate) versus DDR (double data rate) cycling.</p>
444	<p>Figure 6.6 caption:</p> <p>Figure 6.6 A typical 250-pin DDR2 DIMM. DDR2 modules come in either 64-bit (non-ECC) or 72-bit (ECC) versions.</p>	<p>Figure 6.6 A typical 240-pin DDR2 DIMM. DDR2 modules come in either 64-bit (non-ECC) or 72-bit (ECC) versions.</p>

457	Figure 6.11: replace figure	 <p>The diagram illustrates the internal components of a RIMM (Registered DIMM) module. A RIMM Module is shown with a RDRAM Device and SPD ROM mounted on it. This module is connected to a RIMM Continuity Module. The RDRAM Device is connected to a Rambus Channel, which in turn connects to an RDRAM Memory Controller and an RDRAM Clock Generator.</p>
471	<p>3rd paragraph, 1st sentence:</p> <p>Adding memory can be an inexpensive solution; at this writing, the cost of memory has fallen to about half a cent per megabyte or less.</p>	<p>Adding memory can be an inexpensive solution; at this writing, the cost of memory has fallen to about 12 cents per megabyte or less.</p>
475	Delete the Note	
477	<p>2nd paragraph:</p> <p>You'll also need to fill in any empty RIMM sockets with a continuity module. Refer to Figure 6.10 for details on adding this module.</p>	<p>You'll also need to fill in any empty RIMM sockets with a continuity module. Refer to Figure 6.11 for details on adding this module.</p>

482	<p>4th paragraph, last sentence:</p> <p>In 32-bit protected mode, the operating systems and applications can access all the memory in the system, up to the maximum limit of the processor (64TB for most of the Pentium II and later chips).</p>	<p>In 32-bit protected mode, the operating systems and applications can access all the memory in the system, up to the maximum limit of the processor (64GB for most of the Pentium II and later chips).</p>
490	<p>1st paragraph under "Extended Memory," 2nd sentence:</p> <p>On a 286 or 386SX system, the extended memory limit is 16MB (16-bit addressing); on a 386DX, 486, Pentium, Pentium MMX, or Pentium Pro system, the extended memory limit is 4GB (4,096MB, using 32-bit addressing). Systems based on the Pentium II and newer processors...</p>	<p>On a 286 or 386SX system, the extended memory limit is 16MB (16-bit addressing); on a 386DX, 486, Pentium, or Pentium MMX system, the extended memory limit is 4GB (4,096MB, using 32-bit addressing). Systems based on the Pentium Pro and newer processors...</p>
502	<p>Replace Figure 7.1 with:</p>	<div style="display: flex; flex-wrap: wrap; justify-content: space-around;"> <div style="text-align: center; margin: 10px;">  <p>SATA power cable</p> </div> <div style="text-align: center; margin: 10px;">  <p>Parallel ATA power cable</p> </div> <div style="text-align: center; margin: 10px;">  <p>SATA data cable</p> </div> <div style="text-align: center; margin: 10px;">  <p>Parallel ATA data cable</p> </div> </div>

<p>518- 519</p>	<p>Table 7.6:</p> <p>6th row [LBA: ATA-1/ATA-5], 2nd column [Total Sectors Calculation]: 228</p> <p>7th row [LBA: ATA-6+], 2nd column [Total Sectors Calculation]: 248</p> <p>7th row [LBA: ATA-6+], 3rd column [Max. Total Sectors]: 281,474,976,710,655</p> <p>7th row [LBA: ATA-6+], 4th column [Maximum Capacity (Bytes)]: 144,115,188,075,855,360</p> <p>8th row [LBA: EDD BIOS], 3rd column [Max. Total Sectors]: 18,446,744,073,709,551,600</p> <p>8th row [LBA: EDD BIOS], 4th column [Maximum Capacity (Bytes)]: 9,444,732,965,739,290,430,000</p>	<p>2^{28} [superscript 28]</p> <p>2^{48} [superscript 48]</p> <p>281,474,976,710,656</p> <p>144,115,188,075,855,872</p> <p>18,446,744,073,709,551,616</p> <p>9,444,732,965,739,290,427,392</p>
<p>518- 519</p>	<p>Table 7.7, 1st through 7th rows, 5th column [Factor]:</p> <p>210</p> <p>220</p> <p>230</p> <p>240</p> <p>250</p> <p>260</p> <p>270</p>	<p>2^{10}</p> <p>2^{20}</p> <p>2^{30}</p> <p>2^{40}</p> <p>2^{50}</p> <p>2^{60}</p> <p>2^{70}</p> <p>[superscripts]</p>

	6th row [10^{18}], 9th column [Value]: 1,152,921,504,606,846,980	1,152,921,504,606,846,976
	7th row [10^{21}], 9th column [Value]: 1,180,591,620,717,411,300,000	1,180,591,620,717,411,303,424
529	5th paragraph, last sentence: Standard CHS addressing is limited to 16 heads and 1,024 cylinders, which provides a limit of 504MB .	Standard CHS addressing is limited to 16 heads and 1,024 cylinders, which provides a limit of 504MiB (528MB) .
530	5th paragraph, 2nd sentence ...or to be more precise, 9,444,732,965,739,290, 430,000 bytes!	...or to be more precise, 9,444,732,965,739,290, 427,392 bytes!
531	1st table, 2nd row [Total Bytes], 2nd column [Max. Values]: 144,115,188,075,855, 888	144,115,188,075,855, 872
531	2nd table, 1st row [Total Sectors], 2nd column [Max. Values]: 18,446,744,073,709,551, 600 2nd row [Total Bytes], 2nd column: 9,444,732,965,739,290, 430,000 3rd row [Megabytes (MB)], 2nd column: 9,444,732,965,739, 291 4th row [Mebibytes (MiB)], 2nd column: 9,007,199,254,740, 993	18,446,744,073,709,551,616 9,444,732,965,739,290,427,392 9,444,732,965,739,290 9,007,199,254,740,992


551	Table 8.2, heading, 7th column: Max. No. of Devices*	Max. No. of Devices¹
557	Paragraph after "RAID Arrays," 2nd sentence: RAID (redundant array of individual drives) technologies are used by both SCSI and ATA drives.	RAID (redundant array of inexpensive/independent disks) technologies are used by both SCSI and ATA drives.
576	SCSI Drive table, last row: Average sustained 44.4MBps transfer rate	Average sustained 43.9MBps transfer rate
611-612	Table 10.2, 2nd through 13th rows, all columns, CHANGE: 1 598 27.60 306,005 809,241 2 578 26.70 296,107 783,063 3 559 25.81 286,208 756,886 4 540 24.92 276,309 730,709 5 520 24.03 266,411 704,531 6 501 23.13 256,512 678,354 7 482 22.24 246,613 652,177 8 462 21.35 236,715 625,999 9 443 20.46 226,816 599,822 10 424 19.56 216,917 573,645 11 404 18.67 207,019 547,467 12 385 17.78 197,120 521,290 13 366 16.88 187,221 495,113 14 346 15.99 177,323 468,935	1 598 27.61 306,176 809,692 2 579 26.73 296,448 783,966 3 560 25.86 286,720 758,240 4 541 24.98 276,992 732,514 5 522 24.10 267,264 706,788 6 503 23.23 257,536 681,062 7 484 22.35 247,808 655,336 8 465 21.47 238,080 629,610 9 446 20.59 228,352 603,884 10 427 19.72 218,624 578,158 11 408 18.84 208,896 552,432 12 389 17.96 199,168 526,706 13 370 17.08 189,440 500,980 14 351 16.21 179,712 475,254

636	<p>Paragraph below Table 10.7:</p> <p>As you can see, the <i>true</i> transfer rate for this drive is between 41.29MBps and 20.64MBps, or an average of about 30.91MBps—less than one-fourth of the interface transfer rate.</p>	<p>As you can see, the <i>true</i> transfer rate for this drive is between 41.29MBps and 20.64MBps, or an average of about 30.97MBps—less than one-fourth of the interface transfer rate.</p>
644	<p>7th paragraph, 1st sentence:</p> <p>Sony introduced the first 3 1/2" microfloppy drives and disks in 1983.</p>	<p>Sony introduced the first 3 1/2" microfloppy drives and disks in 1981.</p>
699	<p>last paragraph, 1st sentence:</p> <p>Sony and Philips continued to collaborate on CD standards throughout the decade, and in 1984 they jointly released the Yellow Book CD-ROM standard.</p>	<p>Sony and Philips continued to collaborate on CD standards throughout the decade, and in 1983 they jointly released the Yellow Book CD-ROM standard.</p>
718	<p>4th paragraph, 6th line:</p> <p>...converted via the 8 to 16 modulation, 320 bits (4 bytes) of synchronization information is added.</p>	<p>...converted via the 8 to 16 modulation, 32 bits (4 bytes) of synchronization information is added.</p>
728	<p>Table 13.8, 4th row, upper section of table:</p> <p>Mib 4,5868,336</p> <p>6th row:</p> <p>GiB 4.6—8.3</p> <p>Lower section of table, 4th row:</p>	<p>Mib 4,4788,140</p> <p>GiB 4.4 7.9</p>

	<p>MiB 9,17216,671</p> <p>6th row:</p> <p>GiB 9.2 16.7</p>	<p>MiB 8,95716,281</p> <p>GiB 8.7 15.9</p>
728	<p>Table 13.13 heading:</p> <p>Green Book Mode 1 Sector Format Breakdown</p>	<p>Green Book Mode 2 Sector Format Breakdown</p>
805	<p>1st paragraph, 3rd sentence:</p> <p>For ATA hard drives above 528MB (504 megabytes), ...</p>	<p>For ATA hard drives above 528MB (504 MiB),</p>
817	<p>step 12, 2nd and 3rd sentences:</p> <p>By default, the new logical drive is formatted with NTFS, but you can choose FAT32 if the logical drive is 32,768MB (32GB) or less. If the logical drive is 32,769MB or larger, only NTFS can be used to format the drive.</p>	<p>By default, the new logical drive is formatted with NTFS, but you can choose FAT32 if the logical drive is 34.36GB (32GiB) or less. If the logical drive is larger than 32GiB, XP can only format the drive using NTFS.</p>
846	<p>Table 15.1, last row:</p> <p>WVGA 854X480 410,240 1.78</p>	<p>WVGA 854X480 409,920 1.78</p>
864	<p>Table 15.6</p> <p>17th row [Acer Labs Aladdin TNT2], 3rd column [Supported Processors]:</p>	

	Pentium II/III/Celeron (Slot A and Socket A)	Pentium II/III/Celeron (Socket 370)
870	<p>Table 15.9</p> <p>5th row, 1st column: 800X00</p> <p>13th row [1400x1050 16-bit], 4th column [Memory Required]: 8MB</p> <p>16th row [1600x1200 16-bit], 4th column: 8MB</p> <p>18th row [1600x1200 32-bit], 4th column: 16MB</p>	<p>800X600</p> <p>4MB</p> <p>4MB</p> <p>8MB</p>
871	<p>Table 15.10</p> <p>1024X768 entry, 5th column [Actual Memory Used]</p> <p>4.12MB</p> <p>5.49MB</p> <p>6.75MB</p> <p>9.00MB</p> <p>9.00MB</p> <p>12.00MB</p>	<p>4.50MB</p> <p>6.00MB</p> <p>6.75MB</p> <p>9.00MB</p> <p>9.00MB</p> <p>12.00MB</p>
873	<p>2nd paragraph, 4th & 5th sentences, CHANGE:</p> <p>In July 1992, Intel Corporation introduced Peripheral Component Interconnect (PCI) as a blueprint for directly connecting microprocessors and support circuitry. It then extended the design to a full expansion</p>	<p>In June 1992, Intel Corporation introduced Peripheral Component Interconnect (PCI) as a blueprint for directly connecting microprocessors and support circuitry. It then extended the design to a full</p>


	bus with Release 2 in 1993; the current standard is Release 2.1 .	expansion bus with Release 2 in 1993; the current standard is Release 2.3 .
875	<p>Table 15.11, first entry, columns 2-3</p> <p>132MBps 132MBps[‡] 533MBps throughput (2X) 1.06GBps throughput (4X) 2.12GBps throughput (8X)</p> <p>Footnote 1: 1. At the 66MHz bus speed and 32 bits. Throughput is higher on the 100MHz system bus.</p>	<p>133MBps 133MBps[‡] 533MBps throughput (2X) 1,066MBps throughput (4X) 2,133MBps throughput (8X)</p> <p>1. At 33MHz bus speed and 32 bits.</p>


909	Replace Figure 16.1	 <p>The diagram shows an audio adapter card installed in a system. It is connected to the following components:</p> <ul style="list-style-type: none"> Microphone: A desktop microphone connected to the 'Microphone' port on the right side of the card. Stereo system: A central stereo unit with two speakers, connected to the 'Line out' and 'Rear line out' ports on the right side of the card. Front speakers: Two small speakers connected to the front panel of the card. Rear speakers: Two small speakers connected to the rear panel of the card. Joystick: A joystick connected to the 'Game/MIDI port' on the right side of the card. Line in: A port on the right side of the card, which is not connected to any device in the diagram.
946	<p>5th paragraph, 2nd sentence:</p> <p>For example, the top transfer rate possible with EPP/ECP parallel ports is 2Mbps,...</p>	<p>For example, the top transfer rate possible with EPP/ECP parallel ports is 2.77Mbps,...</p>
967	<p>Table 17.10, last row:</p> <p>COM4 2E8-2EFh¹ IRQ3¹</p>	<p>COM4 2E8-2EFh² IRQ3¹</p> <p>[superscript 2]</p>

973	<p>Table 17.13, 3rd column (Transfer Rate)</p> <p>50KBps 150KBps 150KBps 500KBps-2MBps 500KBps-2MBps</p>	<p>50KBps 150KBps 150KBps 500KBps-2.77MBps 500KBps-2.77MBps</p>
973	<p>Last paragraph, last sentence</p> <p>Transfer rates of up to 2MBps are possible with EPP.</p>	<p>Transfer rates of up to 2.77MBps are possible with EPP.</p>
974	<p>1st paragraph under "Enhanced Capabilities Port"</p> <p>AIn 1992, Microsoft and Hewlett-Packard announced another type of high-speed parallel port is the Enhanced Capabilities Port (ECP).</p>	<p>In 1992, Microsoft and Hewlett-Packard announced the Enhanced Capabilities Port (ECP), nother type of high-speed parallel port.</p>
975	<p>2nd paragraph, 5th sentence:</p> <p>Using EPP or ECP mode, communications speeds that are as high as 2MBps can be achieved.</p>	<p>Using EPP or ECP mode, communications speeds that are as high as 2.77MBps can be achieved.</p>
976	<p>Last paragraph, last sentence:</p> <p>If both systems use an EPP/ECP port, you can actually communicate at rates of up to 2MBps, which is far faster than the speeds achievable with serial port or infrared (IR) data transfers.</p>	<p>If both systems use an EPP/ECP port, you can actually communicate at rates of up to 2.77MBps, which is far faster than the speeds achievable with serial port or infrared (IR) data transfers.</p>

980	<p>2nd to last paragraph, 3rd sentence:</p> <p>With the replacement of the Baby-AT motherboard and its five-pin DIN (an acronym for Deutsche Industrie Norm) keyboard connector...</p>	<p>With the replacement of the Baby-AT motherboard and its five-pin DIN (an acronym for Deutsches Institut für Normung e.V.)...</p>
996	<p>Table 18.2 footnote:</p> <p>DIN = Deutsche Industrie Norm, a committee that sets German dimensional standards</p>	<p>DIN = Deutsches Institut für Normung e.V., a committee that sets German dimensional standards</p>
1033	<p>1st bullet point, 5th sentence:</p> <p>Maximum downstream speeds are up to 1.6Mbps, with up to 640Kbps upstream.</p> <p>2nd bullet point, 2nd sentence:</p> <p>A slower (1Mbps upstream) form of DSL that was developed by modem chipset maker Rockwell.</p>	<p>Maximum downstream speeds are up to 9Mbps, with up to 640Kbps upstream.</p> <p>A slower (1Mbps downstream) form of DSL that was developed by modem chipset maker Rockwell.</p>
1034	<p>Table 19.2 5th row [VDSL], 3rd column [Data Rate Downstream; Upstream]:</p> <p>12.9Mbps 52.8Mbps downstream; 1.5Mbps to 2.3Mbps upstream; 1.6Mbps to 2.3Mbps downstream</p>	<p>12.9Mbps to 52.8Mbps downstream; 1.6Mbps to 2.3Mbps upstream</p>

1046	<p>Note at bottom of page:</p> <p>Because it has become such a familiar term, even to inexperienced computer users, the word <i>modem</i> is frequently used to describe devices that are, strictly speaking, not modems at all. For example, earlier in this chapter you read about broadband solutions such as ISDN, cable modems, DirecWAY, DSL, and StarBand. Although all these services use devices commonly called "modems" to connect your PC to fast online services, none of them converts digital information to analog...</p>	<p>Because it has become such a familiar term, even to inexperienced computer users, the word <i>modem</i> is sometimes used to describe devices that are, strictly speaking, not modems at all. For example, earlier in this chapter you read about broadband solutions such as ISDN, cable modems, DirecWAY, DSL, and StarBand. Although all these services use devices commonly called "modems" to connect your PC to fast online services, not all of them convert digital information to analog...</p>
1047	<p>1st paragraph, 4th sentence</p> <p>It does this by adding a start bit before and after every byte of data...</p>	<p>It does this by adding a start bit before and a stop bit after every byte of data,...</p>
1085	<p>Paragraph after "Network Cables," 2nd sentence:</p> <p>Although various types of wireless networks are now on the market, most office and home networks are still based on one of the following wired topologies:</p>	<p>Although various types of wireless networks are now on the market, most office and home networks are still based on one of the following media types:</p>
1098	<p>step-by-step instruction no. 8, 2nd sentence:</p> <p>Verify that the wires are arranged according to the EIA/TIA586B standard <i>before</i> you crimp the plug onto the wires (refer to Table 20.5 and Figure 20.17 earlier in this chapter).</p>	<p>Verify that the wires are arranged according to the EIA/TIA586B standard <i>before</i> you crimp the plug onto the wires (refer to Table 20.5 and Figure 20.17 earlier in this chapter).</p>

1103	Figure 20.24; replace	 <p>Note change from "802.11b/a" to "802.11a/b" in lower right.</p>
1103	<p>Figure 20.24 caption:</p> <p>The Wi-Fi Alliance's certification labels for Wi-Fi-compliant 802.11b hardware (top), 802.11a hardware (middle), and dual-band 802.11b/a hardware (bottom).</p>	<p>Wi-Fi Alliance certification labels for compliant 802.11b hardware (left), 802.11a hardware (middle), and dual-band 802.11a/b hardware (right).</p>
1136	<p>Figure 21.7 caption:</p> <p>SFX-style power supply (with 90mm top-mounted cooling fan).</p>	<p>SFX-style power supply (with 80mm top-mounted cooling fan).</p>
1137	<p>last paragraph</p> <p>For systems that require more cooling capability, a version that allows for a larger, 90mm top-mounted cooling fan also is available.</p>	<p>For systems that require more cooling capability, a version that allows for a larger, 80mm top-mounted cooling fan also is available.</p>

1138	<p>Figure 21.9 caption:</p> <p>SFX form factor power supply dimensions with an internal 90mm top-mounted fan.</p>	<p>SFX form factor power supply dimensions with an internal 80mm top-mounted fan.</p>
1139	<p>Figure 21.11 callout:</p> <p>Always keep black connectors side-by-side when plugging into the motherboard</p>	<p>Always keep black wires adjacent (side-by-side) in connectors when plugging into the motherboard</p>  <p>Always keep black wires adjacent (side-by-side) in connectors when plugging into the motherboard</p>
1236	<p>Table 23.4, 10th row, 1st column:</p> <p>2-?-?</p>	<p>2-x-x*</p> <p>(note the asterisk for footnote--the following is the added footnote for after the table, p. 1237:</p> <p>Add the following footnote at the end of the table on page 1237:</p> <p>*2nd and 3rd codes can be 1 through 4 beeps each, indicating different failed bits within the first 64KB of RAM.</p>

1241	Note: Delete entire Note since the 6th edition PDF was not included on the 15th edition DVD.	
1311	Table 24.9 1st row [000h], 4th column [Length]: 446 9th row [1CAh], 4th column: 1 bytes	446 bytes 4 bytes
1321	bullet points, 1st bullet, 2nd sentence: The byte containing the flags representing the standard DOS file attributes, using the format shown in Table 24.18 .	The byte containing the flags representing the standard DOS file attributes, using the format shown in Table 24.20 .
1327	3rd paragraph, 1st sentence FAT16 volumes include 1 sector for the boot record and BPB, two copies of the FAT (default and backup) up to 256 sectors long each, 32 sectors for the root directory, and a data area with 4,085-65,524 clusters.	FAT16 volumes include 1 sector for the boot record and BPB, two copies of the FAT (default and backup) up to 256 sectors long each, 32 sectors for the root directory, and a data area with up to 65,524 clusters.
1332	1st paragraph, 1st through 3rd sentences: With FAT32, the cluster numbers range from 00000000h to FFFFFFFFh, which is 0-4,294,967,295 in decimal. Again, some values at the low and high ends are reserved, and	With FAT32, the cluster numbers range from 00000000h to 0FFFFFFFh, which is 0-268,435,455 in decimal. Again, some values at the low and high ends are reserved, and

	only values between 00000002h and FFFFFFF6h are valid, which means values 2-4,294,967,286 are valid. This leaves 4,294,967,284 valid entries, so the drive must be split into that many clusters or less.	only values between 00000002h and 0FFFFFF6h are valid, which means values 2-268,435,446 are valid. This leaves 268,435,445 valid entries, so the drive must be split into that many clusters or less.
1332	Table 24.26 12th row [0000001007], 2nd column [Value]: FFFFFFFFh 15th row, 1st column [FAT Cluster #]: 4,294,967,286	0FFFFFFh 268,435,446
1334	Caution, 1st sentence: The /Z switch does not override the 65,534 -cluster limit on FAT16 partitions,...	The /Z switch does not override the 65,524 -cluster limit on FAT16 partitions,...
1487	left column: DIN (Deutsche Industrie Norm), 980	Deutsches Institut für Normung e.V. (DIN), 980
1488	left column: DIN (Deutsche Industrie Norm), 980	DIN (Deutsches Institut für Normung e.V.), 980

This errata sheet is intended to provide updated technical information. Spelling and grammar misprints are updated during the reprint process, but are not listed on this errata sheet.