

## Index

### *Symbols*

$\mu$ op Decode events 1412  
 $\mu$ op Fusion 1437  
 $\mu$ ops 10, 843  
 “u” and the “v” pipelines 465

### *Numerics*

16-bit Code Optimization, Pentium II 672  
 286 255  
 286 DOS Extender Programs 485  
 286 DOS Extenders on Post-286  
     Processors 487  
 2MB Page 559, 561  
 2-wide SSE instructions 754  
 386 Power-Up State 66  
 386SL 1465  
 3D Rasterization 790  
 486 412  
 486 FSB 415  
 486 Instruction Set Changes 456  
 486DX 412  
 486DX2 (WB) 412  
 486DX2 (WT) 412  
 486DX4 412  
 486SX 412  
 486SX2 412  
 487SX 412  
 4MB Pages 244, 501, 735  
 4-wide SSE instructions 754  
 8088 255  
 8259A interrupt controller 17, 255, 351,  
     1303, 1498  
 855MCH 1426

### **A**

A bit 224  
 A[15:8]# 1209, 1220  
 A[23:16]# 1209, 1220  
 A[31:24]# 1209, 1220  
 A[35:3]# 1202, 1208, 1213  
 A[35:32]# 1219  
 A[7:3]# 1209, 1220

A20 Mask 419  
 A20M# 89, 419, 1314  
 Aborts 260  
 AC ‘97 Link 17  
 Accelerated Graphics Port 16  
 Accessed Bit 224, 243  
 ACPI 833, 1597  
 ACPI Table 833, 1516  
 ACPI table 1596  
 Active Thread field 1399  
 Address and Data Strobes 1119  
 Address bit 20 Mask 1314  
 address bus width, Pentium 4 1429  
 Address Size 1217  
 Address Size Override Prefix 339  
 Address Strobe 1203  
 Address Strobe signals 1120  
 ADDR# 595  
 ADS# 1213  
 ADSTB[1:0]# 1120, 1203  
 Advanced Configuration and Power  
     Interface 1516  
 Advanced Stack Management 1439  
 Advanced Transfer Cache 746  
 Agent ID 1141, 1221  
 Agent ID assignment, Pentium 4 1150  
 Agent Type 1221  
 AGP 16  
 AGTL+ 723, 1116, 1127, 1429  
 AGTL+ Sample Point 1131  
 AGTL+ Setup and Hold Specs 1134  
 Alarm output of the real-time clock 258  
 Alignment Check 269  
 Alignment Check Exception 321, 448, 460  
 Alignment Checking 448  
 Alignment Checking, SSE 792  
 All Excluding Self 1559  
 All Including Self 1559  
 Alternate (Fast) Hot Reset 486  
 analyzer 1309  
 AP[1:0]# 1202  
 APIC 839, 1308, 1497

## Index

---

- APIC bus 1338, 1503
  - APIC Enhancements, Pentium Pro 569
  - APIC Global Enable/Disable bit 1510, 1592
  - APIC ID 1338, 1504
  - APIC ID assignment 1513
  - APIC ID, changing the Local 1515
  - APIC register set, changing the base address of the Local 569
  - APIC timer 1504
  - APIC, enable/disable the Local 569
  - APIC, history 1507
  - APIC, Local 548
  - APIC\_BASE MSR 569, 613, 696, 1348, 1507
  - APIC's Register Set, Local 510
  - Application Processors 833, 1596
  - APR 1528
  - APs 833, 1596
  - Arbitration Algorithm, Symmetric 1152
  - Arbitration Event 1163
  - Arbitration Priority Register 1528
  - Arbitration, Priority Agent 1165
  - Arbitration, symmetric 1149
  - Array Bounds Check Exception 297
  - Assist 1410
  - Assisted GTL+ 1116, 1130
  - ASZ 1216, 1217
  - ATC 746
  - At-Retirement Counting 1383, 1395
  - ATTR[7:0]# 587, 1209, 1220
  - Attribute field 1220
  - Attribute signals 1209
  - Audio Codec (AC) '97 Link 17
  - Auto Halt Restart Feature 1484
  - Auto HALT Restart Field, SMM 1473
  - AutoHalt Power Down State 686
  - Available Bit 131
- B**
- B 441
  - Back Side Bus 669, 839
  - Backside Bus (BSB) Interface Unit 547
  - Backside Bus Logic 696
  - Backside Bus Logic (BBL) Registers 702
  - Banias 820, 1426
  - Base address, Local APIC 1524
  - base address, SM memory 1468
  - BBL 696
  - BBL Registers 702
  - BBL\_CR\_ADDR[63:0] 703
  - BBL\_CR\_BUSY 705
  - BBL\_CR\_CTL 704
  - BBL\_CR\_CTL3 706
  - BBL\_CR\_D0[63:0] 702
  - BBL\_CR\_D1[63:0] 702
  - BBL\_CR\_D2[63:0] 702
  - BBL\_CR\_D3[63:0] 698, 703
  - BBL\_CR\_DECC[63:0] 703
  - BBL\_CR\_TRIG 705
  - BCLK 693
  - BCLK frequency 1117
  - BCLK Is a Differential Signal 1117
  - BCLK[1:0] 1117
  - BCLK0 1118
  - BD bit 380, 381
  - BE[7:0]# 1209, 1220
  - Big Real Mode 90
  - BINIT# 605, 1135, 1314
  - BIOS 24, 35
  - BIOS Data Area 486
  - BIOS ROM 17
  - BIOS, Microcode Image Management 640
  - BIOS\_SIGN 615, 698
  - Block Next Request 1190
  - Blocking transactions 1189
  - Blue Screen Compositing 527
  - BNR# 1135, 1190, 1434
  - BNR# and a Debug Tool 1191
  - BNR# Behavior at Powerup 1197
  - BNR# Behavior During Runtime 1199
  - Bogus 1409
  - boot ROM 14
  - Boot Strap Processor 832, 1595
  - boot.ini file 566

## Index

- BOOTSELECT 1315  
 BOUND instruction 262  
 Bounds Exception 297  
 BP 621  
 BPM 621  
 BPM and BP Pin Usage, P6 622  
 BPM[3:0]# 1315  
 BPRI# 1166, 1429  
 BPU 1351  
 BPU counter group 1403  
 BR[3:0]# 679  
 BR[3:1]# 1159  
 BR0# 1156, 1180  
 Branch Hints 1332  
 Branch Prediction Unit 1351  
 Branch Prediction, Pentium M  
   enhanced 1436  
 Branch Predictor, Indirect 1436  
 Branch Recording Registers 702  
 Branch Recording registers, P6 620  
 Branch Recording Registers,  
   Pentium 4 1361  
 Branch Target Buffer (BTB) 467  
 Branch Trace Message Transaction 547,  
   1210, 1302, 1366  
 Branch Trace Messaging, enable P6 623  
 Branch Trace Store (BTS) buffer 1367  
 Branch Trace Store (BTS) facility 1366  
 Branch, Exception, Interrupt Recording  
   Facility, enable P6 623  
 Branches, mispredicted 787  
 Brand Index 1447  
 Brand Index Request 793  
 Brand String 1459  
 Breakpoint 262, 268, 275  
 Breakpoint Exception 295  
 breakpoint instruction 376  
 BREQ0# 1159  
 BS bit 382  
 BSB 669, 746, 839  
 BSB and the L2 Cache, Pentium II 678  
 BSB Interface Unit 547  
 BSEL# 679  
 BSEL[1:0] 1117, 1315  
 BSEN# 482  
 BSP 832, 1595  
 BSP bit 1507  
 BSP Selection Process, Pentium 4 1595  
 BSP Selection, P6 832  
 BSP Selection, Pentium 4 832  
 BSP, detecting the 570  
 BSU 1353  
 BSWAP 457, 459  
 BT bit 382  
 BTB 467  
 BTM 1210, 1302, 1366  
 BTM Capability, enabling 1310  
 BTM transaction 1309  
 BTS absolute maximum 1367  
 BTS buffer 1367  
 BTS buffer base 1367  
 BTS feature 1366  
 BTS Feature, enabling the 1369  
 BTS Index 1367  
 BTS interrupt threshold 1368  
 BTS Record Format 1370  
 Burst Transaction 472  
 Bus Parking 1156  
 Bus Sequence Unit 1353  
 BUSCHK# 504  
 Busy 186, 1153  
 Busy bit 202, 204  
 Busy bit, TSS 186  
 Busy/Idle Indicator 1153  
 Byte Enables 42, 469, 1220, 1306  
 Byte Swap (BSWAP) instruction 457
- C**
- C/D bit 135  
 Cache and TLB Information 1452  
 Cache Architecture 399  
 Cache Data, PIROM 726  
 Cache Directory Entry 388  
 Cache Error Protection, Pentium II 671

## Index

---

- Cache Line 387
- Cache Line Flush Instruction 1326
- Cache Line, locking a 1184
- Cache Miss 387
- Cache Real Estate Management 406
- Cache References Unit 1354
- Cache Snooping 393
- Cache, Eight-Way Set Associative 404
- Cache, Four-Way Set Associative 402
- Cache, Fully-Associative 399
- Cache, Non-Blocking 410
- Cache, Split 409, 476
- Cache, Two-Way Set Associative 400
- Cache, Unified 408
- Cache, Write Back 391
- Cache, Write-Through 388
- Cache-related errors 590
- Cache-Related Instructions, SSE 773
- Caching Overview 385
- Caching Rules, paging 244
- Call Gate 143
- Call Gate Example 145
- Call Gate Privilege Check 151
- Cartridge 658, 662
- Cascade, Performance Counter 1401
- Cascading, extended performance counter 1406
- Castout 407
- Castout of a Modified Line 407
- Castout of an E or S Line 408
- Catastrophic Shutdown Detector 1341
- CC[3:0] 441
- CCCR 1372, 1375, 1397
- CCCR[Compare] 1398
- CCCR[Complement] 1398
- CCCR[Edge] 1398
- CCCR[ESCR Select] 1398
- CCCR[Threshold] 1398
- CD 454
- Celeron 660
- Celeron M Dothan 820
- Celeron Northwood 817
- Celeron Prescott 817
- Celeron Willamette 817
- Celeron, Pentium 4 817
- Celeron, Pentium III 742
- Celeron, the introduction of the 679
- Central Agent Transactions,  
Pentium 4 1301
- Centrino 1426, 1435
- CESR 506, 515, 612
- Chroma-Key 527
- Classes, Interrupt and Exception 302
- Clear Interrupt Enable 253, 345
- CLI Handling in VM86 extended  
mode 492
- CLI instruction 23, 253, 345
- CLI/STI Instruction Handling in VM86  
Mode, efficient 492
- clock generator 1117
- Clock Modulation, software-  
controlled 1344
- Clocks, counting 1417
- Clockticks 1417
- Clockticks, non-halted 1417, 1418
- Clockticks, non-sleep 1418, 1419
- Cluster 831, 1279
- Cluster Bridge 1166
- Cluster ID 1504
- Cluster ID assignment 1513
- Cluster Model 1563
- Cluster Number 509
- CMOS RAM 486
- CMOV 626, 627
- CMP 787
- CMPXCHG 456, 457
- CMPXCHG8B 517
- Code Segment 73, 133
- Code Segment Descriptor 134
- Code segment limit violation 268
- Code Segment, Conforming 141
- Code Segment, Non-Conforming 141
- Code Segment, Real Mode 73
- Code Segment, types of 127

## Index

- command line interpreter 23
- COMMAND.COM 24
- Common clock signals 1118
- COMP[1:0] 1315
- Compare 1399
- Compare and Exchange (CMPXCHG) instruction 456
- Compare bit 1409
- Complement 1399
- Complement bit 1409
- Compute Sum of Absolute Differences 790
- Condition Code 441
- Conditional Branches, eliminating 527
- Conditional Move 626
- Conforming bit 135
- Conforming Code Segment 141
- Coppermine 746
- Coprocessor segment overrun abort 256, 264, 304
- Copy-on-Write Strategy 451
- core 838
- Core and Bus Frequencies, Pentium II 676
- core, Pentium II 670
- Counter Configuration Control Registers 1372, 1397
- Counter Event Select Register 506
- Counter Mask 608
- Covington 661
- CPI 1417
- CPI, nominal 1418
- CPI, non-halted 1418
- CPL 139
- CPL, definition of 140
- CPU arbitration 1149
- CPU Identification 1443
- CPUID 456, 518, 629, 1444
- CPUID Basic Request Types 1446
- CPUID Extended Address Sizes Function 1460
- CPUID extended feature bits 1459
- CPUID Extended L2 Cache Features Function 1460
- CPUID Extended Request Types 1459
- CPUID instruction 457
- CPUID instruction, detecting support for the 1444
- CPUID Request Types Supported 1446
- CPUID, The pentium 4 enhancements to 1332
- CR[NE] 318
- CR0 Cache Control bits 454
- CR0[AM] 323, 448
- CR0[EM] 793
- CR0[ET] 434
- CR0[MP] 793
- CR0[NE] 434, 445
- CR0[PG] 219
- CR0[WP] 449
- CR2 316
- CR3 220, 451, 557
- CR3 field, TSS 182
- CR3[PCD] 449
- CR3[PWT] 449
- CR4 455
- CR4[MCE] 504, 589, 1207, 1269, 1270, 1273, 1274
- CR4[OSFXSR] 770, 793
- CR4[OSXMMEXCPT] 327, 771, 793
- CR4[PAE] 732
- CR4[PCE] 628, 1406
- CR4[PGE] 568
- CR4[PSE] 732
- CR4[PVI] 497
- CR4[TSD] 498, 517
- CR4[VM] 490
- CRU 1354
- CS 73
- Current Count Register 1534
- Current Privilege Level 139
- cycles per instruction 1417

## Index

---

### D

- D bit 224
- D[63:0]# 1123, 1247
- DAC 1354
- DAT 1574
- Data Bus 1247
- Data Bus Busy 1247
- Data Bus Inversion 1123, 1125, 1247
- Data Bus Parity, Pentium 4 1247, 1270
- Data Bus Power 1428, 1429
- Data Bus Reset 1315
- Data cache Access Control unit 1354
- Data Copy Operations, optimized 752
- Data Phase 1241
- Data Phase Signal Group 1246
- Data Phase Wait States 1266
- Data Phase(s) 1146
- Data Ready 1247
- Data Register 1574
- Data Segment 73
- Data Segment Privilege Check 159
- Data Segment, Real Mode 81
- Data Segment, types of 126
- Data Segments 158
- Data Segments, Real Mode 84
- Data Strobe Signals 1123, 1247
- Data Transfer Length 1217
- DAZ 768
- DAZ Mode 768, 1336
- DBI[3:0]# 1247
- DBINST# 481
- DBR# 1315
- DBSY# 1247
- DBSY# Deassertion, relaxed 1264
- DDR 17, 824
- DE 440
- Debug breakpoint 275
- Debug Exception 262, 293, 376
- Debug Extension 497
- debug information, optional 1219
- Debug Registers 268, 375
- Debug Status Register Bits 381
- Debug Store (DS) Mechanism 1366, 1414
- Debug Store Save Area 1366
- debug tool 380
- Debug Tool and BNR# 1191
- DEBUGCTL 614, 1310, 1366
- DEBUGCTL, P6 621
- DEBUGCTL[BTF] 625
- DEBUGCTL[BTS] 1369
- DEBUGCTLMR 697
- Debugging features 1324
- Dedicated Stack Engine 1439
- Deep Sleep State 693, 756, 1428, 1429
- Deeper Sleep State 1428, 1430
- Default/Big Bit 123
- DEFER 1282
- Defer Enable 1222
- DEFER# 1229
- Deferred ID 1209, 1220, 1284
- Deferred Reply Transaction 547, 1210, 1281, 1282, 1283, 1291
- Deferred Response 1141, 1245, 1281, 1282, 1288
- Deferred transaction 841, 1277
- Delivery Mode 1541, 1561, 1589
- Delivery Status 1543, 1560, 1583, 1588
- DEN# 1222
- denormal numbers 762, 763
- Denormalized operand, FPU 319
- Denormals Are Zeros Mode 768, 1336
- DEP 761
- Deschutes 540, 541, 660
- Descriptor Privilege Level 130, 139
- Descriptor Tables 114
- Destination Field 1558, 1582
- Destination Format Register 1531, 1562
- Destination ID 1587
- Destination Mode 1504, 1514, 1560, 1584, 1588
- Destination Mode, logical 1505
- Destination Mode, physical 1504
- Destination Shorthand 1559
- device drivers 14

## Index

- Device Not Available exception 263, 268, 299  
 DFR 1531, 1562  
 DFR's Model field 1562  
 DIBA 658, 839  
 DID 1220  
 DID[3:0]# 1221  
 DID[6:4]# 1221  
 DID[7:0]# 1209  
 DID7# 1221  
 Dirty bit 224, 243  
 Divide Configuration Register 1534  
 Divide-by-Zero exception 261, 292  
 Divide-by-zero, FPU 319  
 Dixon 661  
 DM 438  
 DMA channel 30  
 DMA controller 24  
 DNA exception 268, 299  
 DOS Application 330  
 DOS environment 211  
 DOS Extender Programs 485, 487  
 DOS Memory 335  
 DOSSHELL 24  
 Dothan 820, 1440  
 Double Extended Precision format 443, 761  
 double fault exception 256, 263, 301  
 Double-Data Rate RAM 17  
 double-pumped 1120  
 DP FP Number Representation 1334  
 DP[3:0]# 1247, 1270, 1273, 1274  
 DPL 130, 139  
 DPL, definition of 140  
 DPSLP# 1428  
 DPWR# 1428, 1429  
 DR7 1474  
 DR7 Bits Fields 378  
 DRDY# 1247  
 DS 73  
 DS (Debug Store) Save Area 1366  
 DS Buffer Management Area Format 1367  
 DS feature detection 1367  
 DS Feature is disabled sometimes 1415  
 DS Feature, setting up the 1367  
 DS Mechanism 1366, 1414  
 DSE 1439  
 DSTBN[3:0]# 1123, 1247  
 DSTBP[3:0]# 1123, 1247  
 Dual Independent Bus Architecture 658, 839  
 DVD player 789  
 Dword Count 144
- E**
- E 609  
 EBC\_Soft\_Poweron 1207, 1269  
 EBL\_CR\_POWERON MSR 594, 614, 697  
 ECC 589, 670, 671, 746  
 Edge 1400  
 Edge and event count filtering 1409  
 Edge Detect bit 609  
 Edge-Triggered Interrupts 1522, 1569, 1583  
 EEPROM Select Address pins 729  
 EEPROM, Scratch 724  
 EFlags field, TSS 182  
 EFlags[AC] 323, 448  
 EFlags[ID] 1444  
 EFlags[IF] 254, 492, 1474  
 EFlags[OF] 269  
 EFlags[RF] 376  
 EFlags[TF] 625, 1474  
 EFlags[VIF] 493  
 EFlags[VM] 330  
 EIP field, TSS 182  
 EIPV bit 593  
 EMI 680  
 EMMS 532  
 Empty MMX state 532  
 EMSB 1138  
 EN 608  
 Enable bit 608  
 ENABLE\_PEBS\_MY\_THR 1416

## Index

---

- ENABLE\_PEBS\_OTH\_THR 1416
- End-of-Interrupt 255, 1523
- End-of-Interrupt (EOI) register 1537
- Enhanced Mode Scalable Bus 1138
- EOI 1523, 1537
- EOI command 255
- EOI Register 1530, 1575, 1578
- EOIR 1575
- Error Codes, exception 288
- Error Instruction Pointer Valid bit 593
- Error Logging Notes 605
- Error Phase 841, 1142
- Error Status Register 1533
- Error Summary Status 441
- ES 73, 441
- ESCR 1351, 1352, 1353, 1354, 1355, 1372, 1375, 1382
- ESCR Select 1399
- ESCR[Event Mask] 1398
- ESCR[Event Select] 1398
- ESCR[OS] 1398
- ESCR[USR] 1398
- ESMA 731
- ESP field, TSS 182
- ESP0 153, 183
- ESP1 183
- ESP2 183
- ESR 1533
- Ethernet 16
- Event Classes 1385, 1395, 1407
- Event counting, Compare bit and 1409
- Event counting, Complement bit and 1409
- Event counting, Edge bit and 1409
- Event Counting, halting 1407
- Event counting, Non-Retirement 1407
- Event counting, setting up 1408
- Event counting, Threshold value and 1409
- Event Filtering 1408
- Event Mask 1384, 1385, 1395, 1407
- event queue 29
- Event Select 609, 1384
- Event Select Control Register 1351, 1352, 1353, 1354, 1355, 1372, 1382
- events, At-retirement 1373
- events, non-retirement 1373
- EVNTSEL0 615, 698
- EVNTSEL1 615, 698
- Exception 13d 536
- Exception 14d 536
- Exception 17 448
- Exception 18d 536
- exception 19 792
- Exception 3 376
- Exception 9 459
- Exception Error Codes 288
- Exception Occurs in VM86 Mode 359
- Exception/Interrupt Priority 266
- Exceptions 251, 260
- Exceptions, 386 99
- Exceptions, Pentium 4 1325
- Exchange and Add (XADD) instruction 456
- Exclusive state 391
- EXF[4:0]# 1209, 1220
- EXF0# 1222
- EXF1# 1222
- EXF2# 1222
- EXF3# 1222
- EXF4# 1222, 1478
- Exponent 763
- Extended Cascade Enable 1401
- Extended Function bit 4 1478
- Extended function signals 1209
- Extended Functions 1222
- Extended Functions field 1220
- Extended Memory, accessing in Real Mode 87, 419
- Extended Request field 1219
- Extended Server Memory Architecture 731
- External Bus (FSB) Control Frequency ID Register 1349
- External Bus (FSB) Control Hard Power On register 1349



## Index

- External Bus (FSB) Control Soft Power On register 1349  
 External Task Priority registers 1566  
 ExtINT interrupt delivery mode 1542
- F**
- false register dependency 852  
 Fast Hot Reset 486  
 Fast Return from System Call 707  
 Fast String Enable 621  
 Fast System Call 708  
 Fast System Call Entry Point 707  
 Fast System Enter/Exit Registers 707, 1361  
 Faults 260  
 FCMOV 626, 627  
 FCOMI 626, 628  
 FCOMIP 628  
 FCW Register 438  
 Feature Data 727  
 Fence Instructions 1326  
 FERR# 1316  
 Filtering event counting 1408  
 Fixed interrupt delivery mode 1541, 1561  
 Fixed Interrupts 1522  
 FLAME counter group 1403  
 Flat Cluster Model 1563  
 Flat Model 247, 1563  
 Flat Real mode 90  
 Floppy interface 258  
 Flush 267, 1222, 1307  
 Flush Acknowledge 1222, 1308  
 FLUSH# 686, 689, 1308  
 FLUSH# and SMI# 1493  
 flushing 1212  
 Flush-to-Zero Mode 765, 768, 1336  
 Focus Processor Check bit 1592  
 Fopcode Compatibility Mode 1346  
 Force Overflow 1400  
 Foster DP 817  
 Foster MP 817  
 FP Compare and Set EFlags 626  
 FP Conditional Move 626  
 FP Data Operand Format 443  
 FP Data Registers 436, 442, 848  
 FP error exception 265  
 FP Exception Error Status Bits, MXCSR 767  
 FP Exception Mask Bits, MXCSR 767  
 FP Rounding Control, MXCSR 768  
 FPU 259, 432  
 FPU Busy 441  
 FPU Data Pointer Register 443  
 FPU exception 269, 318  
 FPU Instruction Pointer Register 443  
 FPU Register Set 437  
 FRC Mode 483  
 Free State 1195  
 Frequency Mode 756  
 Front Side Bus 11  
 Front Side Bus (FSB) interface 839  
 FRSTOR 712  
 FS 73  
 FSAVE 712  
 FSB 11, 839  
 FSB Agents 1138  
 FSB Arbitration Scheme, Pentium II 676  
 FSB Arbitration, Xeon 723  
 FSB Electrical Characteristics, Pentium 4 1115  
 FSB Enhancements, Pentium 4 841  
 FSB Interface Unit, P6 546  
 FSB Power Utilization Enhancements, Pentium M 1429  
 FSB Protocol, Pentium II 675  
 FSB signal groups 1143  
 FSB speed 1116  
 FSB, intro to the Pentium 4 1137  
 FSW Register 440  
 FTW Register 442  
 FTZ 765, 768, 1336  
 FTZ mode 766  
 FUCOMI 628  
 FUCOMIP 628  
 Fused Load and Operate 1438

## Index

---

Fused Store 1438  
 Fusion,  $\mu$ op 1437  
 FWH 17  
 FXRSTOR 714, 715, 769  
 FXSAVE 714, 715, 769  
 FXSR 714

### G

G0 378  
 G1 378  
 G2 379  
 G3 379  
 Gallatin 815  
 Gallatin 4M 818  
 Gallatin $\mu$ MP 818  
 GD 380  
 GDT 112, 115, 206  
 GDT register 112  
 GDTR 112  
 GE 380  
 General Detect condition 262, 380  
 General Protection exception 264, 269, 311  
 General Register Fields, TSS 181  
 Geyserville 755  
 GFX 824  
 GHI# 756  
 Gilo 821  
 Global Descriptor Table 112, 115  
 Global pages 244, 567  
 Global Pages, detecting support for 568  
 GP exception 258, 264, 311, 536  
 Granularity Bit 122  
 graphics adapter 824  
 GS 73  
 GTL Reference input 1316  
 GTLREF 1131, 1316  
 Gunning Transceiver Logic 1116

### H

Halt 1222, 1307  
 Halt Grant Snoop state 689  
 Halt Message 687

Halt/Grant Snoop State 691  
 Hard drive interface interrupt 259  
 Hard Failure response 1245, 1261  
 Hard Reset 1318  
 Hardware Interrupt Occurs in VM86 Mode 351  
 HDTV digital television 790  
 HFM 756, 1433  
 Hidden-Markov Model 788  
 Hierarchical Cluster Model 1564  
 High Frequency Mode 756  
 High Memory Area 88  
 Highest Frequency Mode 1433  
 High-Temperature Interrupt Enable 1343  
 HIT# and HITM# 394, 1135, 1229  
 HMA 88  
 HMA and the VMM 337  
 HMM 788  
 Hot Reset 486  
 Hot Reset “intercept” 486  
 Hot Reset and 286 DOS Extender Programs 485  
 Hot Reset command 486  
 HTT and PEBS 1416  
 HTT and Thermal Monitoring 1345  
 Hub Interface 16  
 Hyper-Threading 965

### I

IA Instructions 843  
 IA32 instructions 10  
 IA32 processors 10  
 IA32 Register Set 846  
 IA32 Specification 9  
 IA32\_APIC\_BASE 1348, 1510  
 IA32\_BIOS\_SIGN 1350  
 IA32\_BIOS\_SIGN\_ID 638  
 IA32\_BIOS\_UPDT\_TRIG 1350  
 IA32\_BIOS\_UPDT\_TRIG 615, 638, 698  
 IA32\_CR\_MISC\_ENABLES[BOOT\_NT4] 1457  
 IA32\_CR\_PAT 799, 1350

## Index

- IA32\_CR\_PAT and MTRR 807  
 IA32\_CR\_PAT compatibility with earlier systems 809  
 IA32\_CR\_PAT, changing the contents of 806  
 IA32\_CTL 1359  
 IA32\_DEBUGCTL 1349  
 IA32\_DS\_AREA 1350, 1372  
 IA32\_MCG\_CAP 1359, 1363  
 IA32\_MCG\_CTL 1359  
 IA32\_MCG\_EAX 1359  
 IA32\_MCG\_EBP 1359  
 IA32\_MCG\_EBX 1359  
 IA32\_MCG\_ECX 1359  
 IA32\_MCG EDI 1359  
 IA32\_MCG\_EDX 1359  
 IA32\_MCG\_EFLAGS 1359  
 IA32\_MCG\_EIP 1359  
 IA32\_MCG\_ESI 1359  
 IA32\_MCG\_ESP 1359  
 IA32\_MCG\_MISC 1360  
 IA32\_MCG\_STATUS 1359  
 IA32\_MISC\_ENABLE 1316, 1342, 1346, 1349, 1367, 1372  
 IA32\_MISC\_ENABLE[PEBS\_UNAVAILABLE] 1415  
 IA32\_MTRR\_FIX16K\_80000 1358  
 IA32\_MTRR\_FIX16K\_A0000 1358  
 IA32\_MTRR\_FIX4K\_C0000 1358  
 IA32\_MTRR\_FIX4K\_C8000 1358  
 IA32\_MTRR\_FIX4K\_D0000 1358  
 IA32\_MTRR\_FIX4K\_D8000 1358  
 IA32\_MTRR\_FIX4K\_E0000 1358  
 IA32\_MTRR\_FIX4K\_E8000 1358  
 IA32\_MTRR\_FIX4K\_F0000 1358  
 IA32\_MTRR\_FIX4K\_F8000 1358  
 IA32\_MTRR\_FIX64K\_00000 1358  
 IA32\_MTRR\_PHYSBASE0 1356  
 IA32\_MTRR\_PHYSBASE1 1356  
 IA32\_MTRR\_PHYSBASE2 1356  
 IA32\_MTRR\_PHYSBASE3 1356  
 IA32\_MTRR\_PHYSBASE4 1356  
 IA32\_MTRR\_PHYSBASE5 1357  
 IA32\_MTRR\_PHYSBASE6 1357  
 IA32\_MTRR\_PHYSBASE7 1357  
 IA32\_MTRR\_PHYSMASK0 1356  
 IA32\_MTRR\_PHYSMASK1 1356  
 IA32\_MTRR\_PHYSMASK2 1356  
 IA32\_MTRR\_PHYSMASK3 1356  
 IA32\_MTRR\_PHYSMASK4 1357  
 IA32\_MTRR\_PHYSMASK5 1357  
 IA32\_MTRR\_PHYSMASK6 1357  
 IA32\_MTRR\_PHYSMASK7 1357  
 IA32\_MTRR\_DEF\_TYPE 1358  
 IA32\_MTRRCAP 1356  
 IA32\_P5\_MC\_ADDR 1347  
 IA32\_P5\_MC\_TYPE 1347  
 IA32\_PEBB\_ENABLE 1355, 1370, 1413, 1416  
 IA32\_PLATFORM\_ID 636, 696, 1347  
 IA32\_STATUS 1359  
 IA32\_SYSENTER\_CS 1361  
 IA32\_SYSENTER\_EIP 1361  
 IA32\_SYSENTER\_ESP 1361  
 IA32\_THERM\_CONTROL 1362  
 IA32\_THERM\_INTERRUPT 1362  
 IA32\_THERM\_CONTROL 1344  
 IA32\_THERM\_INTERRUPT 1343  
 IA32\_THERM\_STATUS 1342, 1362  
 IA32\_TSC 1347  
 IBM PC 255  
 IBM PC-AT 255  
 IC 439  
 ICE 262  
 ICH 16, 1269, 1273, 1302, 1498  
 ICH4 1426  
 ICR 1534  
 ID 1575  
 ID Register 1581  
 IDE 16, 18  
 Identification Register 1575  
 Idle 1153, 1583  
 Idle Response 1244  
 IDT 114

## Index

---

- IDTR 272, 274
- IE 440
- IEEE 1149.1 481
- IEEE FP Primer 761
- IEEE Standard 754 761
- IERR# 1316
- IGNNE# 1316
- Ignore Numeric Error 1316
- II field 601
- illegal opcode 268
- Illegal Register Address error bit, Local APIC 1507
- IM 438
- Implicit Writeback Response 1245
- IMVP 1435
- in-circuit emulator 262
- IND 1574
- Index Register 1574
- Inexact result (precision), FPU 320
- Infinity Control 439
- INIT 267
- INIT interrupt delivery mode 1542, 1561
- INIT Level De-assert Delivery Mode 1560, 1561
- INIT# 485, 1415, 1474
- Initial Count Register 1534
- In-Order Queue 1190
- In-Service Register 1532
- Instruction Pipeline, 90nm (Prescott) 846
- Instruction Queue 1353
- Instruction Restart 265
- Instruction Set Architecture 9
- instruction set, Pentium 4 1322
- Instructions, miscellaneous new Pentium 4 1325
- INT 608
- INT instruction 35
- INT Instruction handling in VM86 extended mode 495
- INT nn 347
- INT nn Executed in VM86 Mode 358
- INT3 breakpoint instruction 262, 268
- In-Target Probe 1315
- In-Target Probe tool clock 1316
- integer data registers 848
- Intel Mobile Voltage Positioning 1435
- Interleaved Memory Architecture 473
- Internal Error 1316
- Internet Streaming SIMD Extensions 749
- Inter-Processor Interrupt Messages 1503
- Interrupt Acknowledge transaction 254, 547, 1210, 1302
- Interrupt and Exception Classes 302
- Interrupt Class 1520
- Interrupt Command Register 1534
- interrupt controller, slave 256
- Interrupt Delivery Order 1584
- Interrupt Delivery, edge-triggered 1569
- interrupt delivery, legacy 1498, 1502
- Interrupt Delivery, level-sensitive 1571
- interrupt delivery, memory sync'd on 1590
- Interrupt Descriptor Table 114
- Interrupt Descriptor Table Register 272
- Interrupt Enable bit 608
- Interrupt Gate 273, 275, 276, 333, 1536
- Interrupt Handlers, linked list of 1578
- Interrupt Input Pin Polarity 1583
- Interrupt Instructions 266
- Interrupt Message Address Format 1587
- Interrupt Message Data Format 1588
- Interrupt message sent by Local APIC 1556
- Interrupt Message Transaction and the MCH 1593
- Interrupt Messages 1503, 1555
- Interrupt On Overflow enable bit 1400
- Interrupt On Overflow enable bit for logical processor 0 1400
- Interrupt On Overflow enable bit for logical processor 1 1401
- Interrupt on Performance Counter Overflow 1402
- Interrupt Priority 1517

## Index

- Interrupt Redirection bit map 180, 495
- Interrupt Request Buffering 1537
- Interrupt Request Register 1533
- Interrupt Return 255, 347
- interrupt service routine 251
- Interrupt Servicing, maskable 254
- Interrupt Sources 1516
- Interrupt Sources, local 1517
- Interrupt Sources, remote 1517
- interrupt vector 254
- Interrupt, User-defined 1518
- Interrupt/Exception Generation and Handling in VM86 Mode 348
- Interrupt/Exception Handling, Protected Mode 272
- Interrupt/Exception Handling, Real Mode 92, 270
- Interrupt/Exception Priority 266
- Interrupts 251
- Interrupts, Edge-Triggered 1522
- Interrupts, hardware 252
- Interrupts, level-sensitive 1523
- Interrupts, Local 1539
- Interrupts, maskable 253
- INTO instruction 262, 269
- INTR signal 252, 1303, 1501, 1503
- INV 608
- invalid opcode 263
- Invalid OpCode Exception 298
- Invalid operation, FPU 319
- Invalid state 391
- Invalid TSS exception 264, 305
- Invalidate Cache (INVD) instruction 456
- Invalidate Page Table Entry instruction 236
- Invalidate TLB Entry (INVLPG) instruction 456
- INVD 456, 457, 1307
- Invert bit 608
- INVLPG 236, 456, 458
- IO Accesses in VM86 Mode 340
- IO address 0092h 486
- IO Address Range 1296
- IO APIC 17, 509, 1302, 1497, 1567
- IO APIC Register Set 1573
- IO APIC Register Set Base Address 1573
- IO breakpoints 497
- IO Control Hub 16, 1302
- IO Control Hub-4 1426
- IO Data Transfer Length 1297
- IO Instruction Restart Feature 1466, 1485
- IO Instruction Restart field 1473, 1485
- IO Permission bit map 177, 178
- IO Permission Check in Protected Mode 177
- IO Permission Check in VM86 Mode 178
- IO port 0064h 486
- IO port 70h 259
- IO Port Access Protection 175
- IO Port Addressing 70
- IO Privilege Level 176
- IO Protection 105
- IO Protection in Real Mode 175
- IO Read and Write 12
- IO Read transaction 1211, 1297
- IO Transactions 1295
- IO Write transaction 1211, 1297
- IOPL 176, 253
- IOPL-Sensitive Instructions 345
- IOPL-sensitive instructions 176
- IOQ 658, 744, 840, 1148, 1190
- IQ 1353
- IQ counter group 1404
- IRET 255, 347
- IRETD 376
- IRQ 1522
- IRQ Assignment, PC-compatible 256
- IRQ Lines, non-shareable 1578
- IRQ Lines, shareable 1578
- IRQ Pin Assertion Register 1574, 1577
- IRQ0 255
- IRQ7 255
- IRQPA 1574
- IRR 1523, 1533, 1535

## Index

---

ISA 9  
 ISR 251, 1532, 1535  
 ISSE 749  
 ITP 380, 1315  
 ITP\_CLK[1:0] 1316  
 ITPCLKOUT[1:0] 1316

### J

Jayhawk 819

### K

Katmai 540, 542  
 Katmai New Instructions 748  
 kernel 14  
 Keyboard 256  
 Keyboard/Mouse interface 486  
 Kill 392  
 Klamath 540  
 KNI 748

### L

L0 378  
 L1 378  
 L1 Caches, Pentium II 671  
 L1 Caches, Pentium III 745  
 L1 Code Cache, P6 548  
 L1 Data Cache, P6 548  
 L1 Data Cache, Pentium 4 839  
 L1 Data Cache, Pentium M 1440  
 L2 379  
 L2 Cache, Pentium 4 839  
 L2 Cache, Pentium II 669  
 L2 Cache, Pentium III 745  
 L2 Cache, Pentium M 1440  
 L3 379  
 L3 Cache, Pentium 4 839  
 LAN Controller Interface 16  
 Land Grid Array 665  
 LAR 92  
 Last Branch Record Stack 1366  
 Last Branch Recording 623

Last Branch, Interrupt, and Exception  
   Recording 1365  
 Last Exception Recording Registers 1362  
 LASTBRANCHFROMIP 620, 623, 702  
 LASTBRANCHTOIP 620, 623, 702  
 LASTEXCEPTIONFROMIP 623  
 LASTEXCEPTIONTOIP 623  
 LASTINTFROMIP 620, 702  
 LASTINTTOIP 620, 702  
 LBR 623  
 LBR Stack 1366  
 LCI 16  
 LDMXCSR 769  
 LDR 1531, 1562  
 LDT 112, 116, 206  
 LDT register 112  
 LDT Selector 181  
 LDT Structure 121  
 LDTR 112, 117  
 LE 380  
 Least-Recently Used 755  
 LEN 1216, 1217  
 LEN0, 1, 2, 3 378  
 Level-sensitive 1583  
 Level-Sensitive Interrupt Delivery 1571  
 Level-Sensitive Interrupts 1523  
 LFM 756, 1433  
 LGA 665  
 LIDT instruction 270, 272  
 Linear Address 213  
 Linear Memory Space 214  
 Link field, TSS 184  
 Linkage Modification 203  
 Linked Tasks 201  
 LINT0 1503, 1540  
 LINT0 LVT Register 1535  
 LINT1 1476, 1504, 1543  
 LINT1 LVT Register 1535  
 LL field 600  
 LLDT 92  
 Load and Operate, Fused 1438  
 Load Fence Instruction 1326

## Index

- Local 1308  
 Local APIC 479, 507, 839, 1497  
 Local APIC base address 1524  
 Local APIC Enhancements,  
     Pentium 4 1338  
 Local APIC ID Register 1526  
 Local APIC ID, reading the 1516  
 Local APIC Initiates an Interrupt Message  
     Transaction 1594  
 Local APIC Register Set 1524  
 Local APIC Timer 1544  
 Local APIC Version Register 1526  
 Local APIC, characteristics when  
     disabled 1512  
 Local APIC, detecting the 1509  
 Local APIC, determining the version of  
     the 1509  
 Local APIC, enable or disable the 1507,  
     1510  
 Local APIC, temporarily  
     disabling the 1511  
 Local APIC's Error Interrupt 1549  
 Local APICs, maximum number of 1515  
 Local Descriptor Table 112, 116  
 Local Interrupt 0 1540  
 Local Interrupt 1 1543  
 Local Interrupt pin 0 1503  
 Local Interrupt pin 1 1504  
 Local Interrupts 1503  
 Local Vector Table 569, 1338, 1507, 1539  
 Local Vector Table Entries 1534  
 lock 1180  
 LOCK prefix 1182  
 LOCK# 1168, 1180  
 LOCK# and split locked access 620  
 Locked RMW 1182  
 Locked Transaction Series 1177  
 Locked Transaction Series duration 1183  
 Locking a cache line 1184  
 Logical destination mode 1560, 1562, 1584  
 Logical Destination Register 1531, 1562  
 logical processor 0 1383  
 logical processor 1 1383  
 logical processors 1150  
 Loop Detector 1436  
 Low Voltage Swing 1429  
 Lowest Frequency Mode 1433  
 Lowest Priority Delivery Mode 509, 1561,  
     1565, 1587  
 Lowest Priority Delivery, chipset  
     assisted 1565  
 Low-Pin Count Bus 17, 1302  
 Low-Temperature Interrupt Enable 1343  
 low-voltage swing 1116  
 LPC Bus 17, 1302  
 LRU 755  
 LSL 92  
 LTR 92, 188  
 LVS 1116, 1429  
 LVT 569, 1343, 1507, 1540  
 LVT entries 1534  
 LVT Error Register 1535  
 LVT Timer Register 1534
- M**
- Machine Check Address register 513  
 Machine Check Architecture 504, 1207,  
     1269, 1270, 1273, 1274  
 Machine Check Architecture,  
     Pentium 4 1363  
 Machine Check Error 1269, 1273, 1317  
 Machine Check exception 267, 324, 504,  
     536, 588, 589, 1207, 1269, 1270, 1273,  
     1274, 1415  
 Machine Check exception, detecting  
     support for the 589  
 Machine Check In Progress bit 593  
 Machine Check register set 504  
 Machine Check Save State registers 1359  
 Machine Check Type register 513  
 mantissa 761, 763  
 Mask bit 1541, 1583  
 Maskable Interrupt Servicing 254  
 Masked Move Operation 788

## Index

---

- Masking User-Defined Interrupts 1522
- MASKMOVDQU 1330
- MASKMOVQ 782, 788
- Master Abort 1283, 1287, 1291
- MAX/MIN 788
- MC Error Code 598
- MC Exception 605
- MC Extended State MSRs 1364
- MC Global Control register 591
- MC Global Count and Present register 591
- MC Global Status register 591
- MC0\_ADDR 618, 701
- MC0\_CTL 594, 618, 701
- MC0\_MISC 612, 618, 701
- MC0\_STATUS 618, 701
- MC1\_ADDR 618, 701
- MC1\_CTL 618, 701
- MC1\_MISC 612, 618, 701
- MC1\_STATUS 618, 701
- MC2\_ADDR 619, 701
- MC2\_CTL 619, 701
- MC2\_MISC 612, 619, 701
- MC2\_STATUS 619, 701
- MC3\_ADDR 619, 702
- MC3\_CTL 619, 702
- MC3\_MISC 612, 619, 702
- MC3\_STATUS 619, 702
- MC4\_ADDR 619, 702
- MC4\_CTL 619, 702
- MC4\_MISC 619, 702
- MC4\_STATUS 619, 702
- MCA 504
- MCA "Other Information" field 595
- MCA Address Register Valid Bit 597
- MCA Bank 0 error logging registers 618, 1360
- MCA Bank 1 error logging registers 618, 1360
- MCA Bank 2 error logging registers 1360
- MCA Bank 3 error logging registers 619, 1361
- MCA Bank 4 registers 619
- MCA Bank Control Register 594
- MCA Bank Status Register 595
- MCA Elements 588
- MCA Enhancements, Pentium 4 1363
- MCA Error Code 595, 598
- MCA Error Codes, compound 599
- MCA Error Codes, simple 598
- MCA Error Enabled Bit 596
- MCA error logging bank 0 701
- MCA error logging bank 1 701
- MCA error logging bank 2 701
- MCA error logging bank 3 702
- MCA error logging bank 4 702
- MCA error logging register banks 612
- MCA Error Valid Bit 596
- MCA FSB Error Interpretation 602
- MCA Global Control Register 593
- MCA Global Count and Present Register 592
- MCA Global Registers 591
- MCA Miscellaneous Register Valid Bit 596
- MCA Model Specific Error Code 598
- MCA Overflow Bit 596
- MCA Processor Context Corrupt Bit 597
- MCA Register Bank composition 594
- MCA Register Set initialization 606
- MCA register set, detecting support for the 589
- MCA Registers 618, 701, 1359
- MCA Uncorrectable Error Bit 596
- MCA, Pentium Pro enhanced 588
- MCAR 504
- MCERR# 1135, 1269, 1317
- MCG\_CAP 591, 618, 701
- MCG\_CTL 591, 612, 618, 701
- MCG\_CTL\_P 592, 1363
- MCG\_EXT\_CNT 1363
- MCG\_EXT\_P 1363
- MCG\_STATUS 591, 618, 701
- MCH 16, 1205, 1273, 1303
- MCH, 855 1426
- MCIP bit 593



## Index

- MCTR 504
- MDA 1562
- memory address, physical 214
- Memory Addressing, Real Mode 71
- Memory Code Read transaction 1212
- Memory Control Hub 16, 1205, 1273, 1303
- Memory Data Read transaction 12, 1212
- Memory Data Write 13
- Memory Fence Instruction 1326
- Memory Instruction Read 13
- Memory Line Writeback transaction 547
- Memory Order Buffer 1354
- Memory Protection 104
- Memory Read and Invalidate transaction 547, 1185, 1211
- memory semaphore 1179
- memory streaming 754
- Memory Type and Range Registers 572, 1356
- Memory Type Determination 803
- Memory Type, Paging definition of 587
- Memory Types 581
- Memory Write 547
- Memory Write (may be retried) transaction 1212
- Memory Write (may not be retried) transaction 1212
- Memory-Mapped IO in VM86 Mode 343
- Mendocino 661
- Merom 821
- MESI 391
- MESI cache 407
- Message 1210, 1222, 1306
- Message Destination Address 1562
- Message Signaled Interrupts 1584
- Message Types 1306
- Message, interrupt 1555
- Messages, NMI, SMI and INIT 1504
- Microcode binary image 633
- microcode ROM 590
- Microcode Signature MSR 636
- Microcode Store ROM 1351, 1352
- Microcode Store ROM counter group 1403
- Microcode Update Checksum 635
- Microcode Update Control Function Call 648
- Microcode Update Date 634
- Microcode Update Feature 631, 1347
- Microcode Update Header 634
- Microcode Update Header Loader Revision field 635
- Microcode Update Header Processor field 635
- Microcode Update Header Update Revision field 634
- Microcode Update Header Version 634
- Microcode Update Image 633
- Microcode Update Image Management 640
- Microcode Update Image Management BIOS 640
- Microcode Update Image/Processor Match 636
- Microcode Update in a Multiprocessor System 639
- Microcode Update Loader 637
- Microcode Update MSRs 615, 1350
- Microcode Update Presence Detect Function Call 641
- Microcode Update Read Microcode Update Data Function Call 650
- Microcode Update Signature 636
- Microcode Update Write Microcode Update Data Function Call 643
- Microcode Update, Effect of RESET# or INIT# on 653
- Min/Max Determination 788
- MINPS/PMIN 788
- Misaligned Transfers 43
- MISCV 595
- Mispredicted Branches 787
- MMX 519, 572, 626, 670
- MMX Capability, detecting 529
- MMX Instruction Set Syntax 533

## Index

---

- MMX Programming Environment 532
- MOB 1354
- Mobile Pentium 4 820
- Model field 1562
- Model Specific Error Code 595
- Model, cluster 1563
- Model, flat 1563
- Modified state 392
- Monitor 1458
- Motion Compensation 789
- Motion-Estimation 790
- MOVAPS 792
- Move Unaligned Packed SP FP 792
- MOVMSKPS 788
- MOVNTDQ 1327
- MOVNTI 1329
- MOVNTPD 1327, 1328
- MOVNTPS 780
- MOVNTQ 781
- MOVUPS 792
- MP spec 833, 1597
- MP system 1501
- MP-capable OS 1597
- MPEG-2 Motion Compensation 789
- MPS 833, 1597
- MRI 1211
- MS 1351, 1352, 1353, 1354, 1355
- MS counter group 1403
- MS DOS 23
- MSI 1567, 1584
- MSI Address register 1585
- MSI Control register 1585
- MSI Data register 1585
- MSI message, direct-delivery of an 1586
- MSR 1351
- MSR\_ALF\_ESCR[1:0] 1355
- MSR\_BPU\_CCCR[3:0] 1351
- MSR\_BPU\_COUNTER[3:0] 1351
- MSR\_BPU\_COUNTER0 1403
- MSR\_BPU\_COUNTER1 1403
- MSR\_BPU\_COUNTER2 1403
- MSR\_BPU\_COUNTER3 1403
- MSR\_BPU\_ESCR[1:0] 1351
- MSR\_BSU\_ESCR[1:0] 1353
- MSR\_CRU\_ESCR[5:0] 1354
- MSR\_DAC\_ESCR[1:0] 1354
- MSR\_EBC\_FREQUENCY\_ID 1349
- MSR\_EBC\_HARD\_POWERON 1349
- MSR\_EBC\_SOFT\_POWERON 1349
- MSR\_FIRM\_ESCR[1:0] 1353
- MSR\_FLAME\_COUNTER[3:0] 1352
- MSR\_FLAME\_CCCR[3:0] 1352
- MSR\_FLAME\_COUNTER[3:0] 1403
- MSR\_FLAME\_ESCR[1:0] 1352
- MSR\_FSB\_ESCR[1:0] 1353
- MSR\_IQ\_CCCR[5:0] 1353
- MSR\_IQ\_CCCR4 1416
- MSR\_IQ\_CCCR5 1416
- MSR\_IQ\_COUNTER[5:0] 1353, 1404
- MSR\_IQ\_ESCR[1:0] 1353
- MSR\_IS\_ESCR[1:0] 1354
- MSR\_ITLB\_ESCR[1:0] 1354
- MSR\_IX\_ESCR[1:0] 1355
- MSR\_LASTBRANCH\_[3:0] 1361
- MSR\_LASTBRANCH\_0 1366
- MSR\_LASTBRANCH\_3 1366
- MSR\_LASTBRANCH\_TOS 1361, 1366
- MSR\_LER\_FROM\_LIP 1362, 1366
- MSR\_LER\_TO\_LIP 1362, 1366
- MSR\_MOB\_ESCR[1:0] 1354
- MSR\_MS\_CCCR[3:0] 1352
- MSR\_MS\_COUNTER[3:0] 1351
- MSR\_MS\_COUNTER0 1403
- MSR\_MS\_COUNTER1 1403
- MSR\_MS\_COUNTER2 1403
- MSR\_MS\_COUNTER3 1403
- MSR\_MS\_ESCR[1:0] 1352
- MSR\_PEBS\_MATRIX\_VERT 1355, 1413
- MSR\_PMH\_ESCR[1:0] 1354
- MSR\_RAT\_ESCR[1:0] 1355
- MSR\_SAA\_T\_ESCR[1:0] 1354
- MSR\_SSU\_ESCR0 1355
- MSR\_TBPU\_ESCR[1:0] 1355
- MSR\_TC\_ESCR[1:0] 1355

## Index

- MSR\_TC\_PRECISE\_EVENT 1355  
 MSR\_U2L\_ESCR[1:0] 1354  
 MSRs, Pentium 512  
 MSRs, Pentium 4 1347  
 MSRs, Pentium II 696  
 MSRs, Pentium III 696  
 MSRs, Pentium Pro 612  
 MTRR Default Type register 1358  
 MTRRCAP 575, 616, 699  
 MTRRDEFTYPE 576, 617, 700  
 MTRRfix16K\_80000 617, 700  
 MTRRfix16K\_A0000 617, 700  
 MTRRfix4K\_C0000 617, 700  
 MTRRfix4K\_C8000 617, 700  
 MTRRfix4K\_D0000 617, 700  
 MTRRfix4K\_D8000 617, 700  
 MTRRfix4K\_E0000 617, 700  
 MTRRfix4K\_E8000 617, 700  
 MTRRfix4K\_F0000 617, 700  
 MTRRfix4K\_F8000 617, 700  
 MTRRfix64K\_00000 617, 700  
 MTRRphysBase0 616, 699  
 MTRRphysBase1 616, 699  
 MTRRphysBase2 616, 699  
 MTRRphysBase3 616, 699  
 MTRRphysBase4 616, 699  
 MTRRphysBase5 616, 699  
 MTRRphysBase6 617, 700  
 MTRRphysBase7 617, 700  
 MTRRPhysBasen 581  
 MTRRphysMask0 616, 699  
 MTRRphysMask1 616, 699  
 MTRRphysMask2 616, 699  
 MTRRphysMask3 616, 699  
 MTRRphysMask4 616, 699  
 MTRRphysMask5 616, 699  
 MTRRphysMask6 617, 700  
 MTRRphysMask7 617, 700  
 MTRRPhysMaskn 581  
 MTRRs 572, 580, 616, 699, 1356  
 MTRRs after Reset 576  
 MTRRs, detecting support for the Fixed-Range 575  
 MTRRs, detecting the number of pairs of Variable-Range 575  
 MTRRs, Fixed-Range 577, 1358  
 MTRRs, Variable-Range 580, 1356  
 MTTRs, detecting support for the 574  
 Multiprocessing Table 833, 1516, 1596, 1597  
 multiprocessor (MP) system 1501  
 MXCSR 766, 1336  
 MXCSR Mask Field 716  
 MXCSR[DAZ] 1336  
 MXCSR[FTZ] 765  
 MXCSR\_MASK 714
- N**
- NaNs 762  
 Nehalem 816  
 Newton-Raphson 789  
 NMI 252, 259, 262, 268, 295, 1269, 1273, 1314, 1474, 1476, 1504  
 NMI delivery mode 1542, 1561  
 NMI Recognition in the SM Handler 1477  
 No Data Response 1245  
 No Shorthand 1559  
 Nocona DP 819  
 Non-Bogus 1409  
 Non-Conforming Code Segment 141  
 Non-Maskable Interrupt 252, 259, 268, 1269, 1273  
 Non-precise event-based sampling 1374, 1407, 1414  
 Non-Retirement Counting 1385, 1407, 1408  
 Non-Retirement Event Counting 1407  
 non-temporal stores 777, 1327  
 NOP 1222, 1306  
 Normal Data Response 1246  
 normal numbers 762  
 Normal State 686, 1318  
 North Bridge 1303

## Index

---

- Northwood 815
  - Northwood B with HyperThreading 815
  - Northwood with 800MHz FSB 815
  - N-R iteration 789
  - NT bit 193
  - Numeric overflow, FPU 320
  - Numeric underflow, FPU 320
  - NW 454
- O**
- ODTEN 1127, 1317
  - OE 440
  - OM 438
  - On-Demand Clock Modulation Duty Cycle 1344
  - On-Demand Clock Modulation Enable 1344
  - On-Die Termination Enable 1127, 1317
  - One Shot Mode 1545
  - OpCode register 1345
  - Open-Drain signals 1135
  - Operating System bit 609
  - OPTIMIZED/COMPAT# 1317
  - OS 609
  - OS bit 1382
  - OS kernel 14
  - OS loader 14
  - OSFXSR 770
  - OSXMMEXCPT 771
  - Overflow 1401
  - Overflow Exception 296
  - OVF\_PMI\_T0 1400
  - OVF\_PMI\_T1 1401
- P**
- P bit 224
  - P5\_MC\_ADDR 513, 612, 696
  - P5\_MC\_TYPE 513, 612, 696
  - P54C 464, 479, 509, 1466
  - P55C 464
  - P6 Processor Family 539
  - PA-1 735
  - PA-2 735
  - Package Data 726
  - Packaging, Pentium M 1435
  - Packet A 1120, 1209, 1212
  - Packet B 1120, 1209, 1219
  - PAE-36 Mode 554, 731
  - PAE-36 Mode, detecting support for 555
  - PAE-36 Mode, enabling 556
  - PAE-36 Mode, Linux support 567
  - PAE-36 Mode, paging 245
  - PAE-36 Mode, Windows support 566
  - Page Access Permission 237
  - Page Attribute Table 797, 1350
  - Page Caching 453
  - Page Directory 217, 220
  - Page Directory Caching 451
  - Page Directory Entry 220, 449
  - Page Fault 225, 230, 239, 258, 265, 268, 269, 314, 536, 558
  - Page Fault Causes 239
  - Page Fault Error Code 241
  - Page Privilege Check 237
  - Page Read/Write Check 238
  - Page Size bit 501
  - Page Size Extension 450
  - Page Table 217
  - Page Table base address 224
  - Page Table Caching 452
  - Page Table Entry 221, 450
  - Pages, 4MB 501
  - Paging 209
  - Paging Evolution 244
  - Paging Unit 40, 214
  - Paging Write Protect Feature 450
  - Paging, enable 219
  - Paging, Pentium 4 1323
  - Parallel port one 258
  - Parallel port two 258
  - Parity Checking, Pentium 4 Request Phase 1205
  - parity error, PCI 1283, 1288, 1291
  - Parity Reversal Register 513

## Index

- Parity when transferring less than 32 bytes, Pentium 4 1275
- Parity, Pentium 4 Data Bus 1247, 1270
- Parity, Pentium 4 Request Phase 1202, 1204
- Parity, Pentium 4 Response Phase 1243, 1268
- Parking, Priority Agent 1175
- Part Number Data 727
- PAT feature 245, 797
- PAT Support, detecting 797
- PAUSE 1331
- PAVG 789
- PAVGW 789
- PBE# 1316
- PC 255, 438, 609
- PC-AT compatible machine 1498
- PCC 595
- PCD 449, 450
- PCI 17
- PCI Express 824
- PCI interrupts 1584
- PDE 217, 220, 449
- PDE Format 225
- PDPT 557
- PE 440
- PEBS 1372, 1374, 1411, 1414
- PEBS absolute maximum 1368
- PEBS and Hyper-Threading 1416
- PEBS buffer 1367
- PEBS buffer base 1368
- PEBS Capability, detecting 1415
- PEBS counter reset value 1368
- PEBS Feature, enabling the 1370
- PEBS index 1368
- PEBS Interrupt Handler 1415
- PEBS interrupt threshold 1368
- PEBS Record Format 1370
- PEBS, enabling 1415
- PEN# 504
- Pending Break Event 1316
- Pentium 820
- Pentium 4 814
- Pentium 4 CPU Arbitration 1149
- Pentium 4 Extreme Edition (Gallatin) 815
- Pentium 4 FSB Blocking 1189
- Pentium 4 FSB Electrical Characteristics 1115
- Pentium 4 FSB enhancements 841
- Pentium 4 FSB Request Phase 1201
- Pentium 4 FSB Response and Data Phases 1241
- Pentium 4 FSB Snoop Phase 1225
- Pentium 4 FSB Transaction Deferral 1277
- Pentium 4 FSB, intro to the 1137
- Pentium 4 Locked Transaction Series 1177
- Pentium 4 M 1426
- Pentium 4 Prescott 837
- Pentium 4 Priority Agent Arbitration 1165
- Pentium 4 Processor Basic Organization 838
- Pentium 4 Processor Family 836
- Pentium 4 Processor Overview 835
- Pentium 4 Road Map 813
- Pentium 4 Software Enhancements 1321
- Pentium 4 System Overview 823
- Pentium 4, mobile 820
- Pentium Address/Data Bus Structure 469
- Pentium Data Cache 478
- Pentium Flavors 464
- Pentium Hardware Overview 463
- Pentium II 660
- Pentium II Hardware Overview 657
- Pentium II Roadmap 660
- Pentium II Software Enhancements 695
- Pentium III Hardware Overview 741
- Pentium III Roadmap 744
- Pentium III Software Enhancements 757
- Pentium Instruction Set Changes 517
- Pentium M Enhanced Power Management Characteristics 1429
- Pentium M FSB Characteristics 1427
- Pentium M Precise Event-Based Sampling 1429

## Index

---

- Pentium M Processor 1425
- Pentium M, the next 1440
- Pentium M-Specific Signals 1428
- Pentium Pro Software Enhancements 553
- Pentium Software Enhancements 489
- PERFCTR0 506, 515, 608, 615, 698
- PERFCTR1 506, 515, 608, 615, 698
- PerfEvtSel0 608
- PerfEvtSel1 608
- Performance Counter Groups 1403
- Performance Counter Cascading 1401
- Performance Counter Enable 1399
- Performance Counter Overflow
  - interrupt 569, 1504, 1547
- Performance Counter Overflow LVT entry 1507
- Performance Counter/CCCR/ESCR Relationship 1376
- Performance Counters, accessing the 1406
- Performance Counters, P6 606
- Performance Monitor Control and Event Select register 515
- Performance Monitor Counter 0 515
- Performance Monitor Counter 1 515
- Performance Monitor Sampling
  - Methods 1374
- Performance Monitor, At-Retirement Event Counting 1409
- Performance Monitoring Available bit 1372
- Performance Monitoring Counters LVT Register 1535
- Performance Monitoring Facility 1371
- Performance Monitoring Interrupt on Overflow, P6 611
- Performance Monitoring MSRs,
  - Pentium 4 1351
- Performance Monitoring MSRs,
  - Pentium Pro 615
- Performance Monitoring, Pentium 505
- Periodic Mode 1545
- Phase-Locked Loop 1117
- Phases 1142
- Physical Delivery Mode 509, 1560
- Physical Destination Mode 1562, 1584
- physical memory address 229
- Physical Page 222
- physical processors 1150
- PIC 17, 254, 351
- Pin Control bit 609
- Pipelining transactions 1143
- PIROM 17, 724
- PLL 692, 1117, 1434
- PM 438
- PM[5:4]# 1315
- PMI 1408
- PMI bit 1400
- PMIN/PMAX 788
- PMOVMSKB 788
- PMULHUW 790
- PMULHW 790
- Pop 78
- Pop Flags Instruction 347
- POST 14
- Posted Write Buffer 387
- Potomac MP 819
- Power Good 1317
- Power Management Modes 683
- Power Status Indicator 1428
- Power-On Self-Test 14
- PP field 601
- PPR 1529, 1552
- PRDY# 1315
- Precise Event-Based Sampling 1372, 1374, 1414
- Precise Event-Based Sampling Unavailable bit 1372
- Precision Control 438
- Preemption 1158
- preemptive multitasking 28
- PREFETCH 773, 1212
- Prefetcher, enhanced hardware-based data 1440
- Prefetcher, hardware-based data 747

## Index

- prefix, LOCK 1182  
 PREQ# 1315  
 Prescott, Pentium 4 816, 837  
 Prestonia B 818  
 Prestonia with 1MB L3 818  
 Prestonia with Hyper-Threading 818  
 Priority Agent 1429  
 Priority Agent Arbitration 1165  
 Priority Agent Parking 1175  
 Priority Agents 1166  
 Priority of User-Defined Interrupts 1519  
 Priority Request Agents 1141  
 Priority, Exceptions and Interrupts 266  
 Priority, Interrupt 1517  
 Priority, Processor 1551  
 Priority, Task 1551  
 Privilege Check, Page 237  
 Privilege Checking 139  
 Privilege Level 0 - 2 Stack Definition  
     Fields, TSS 183  
 privilege levels 33, 106  
 PRO/Wireless network connection 1426  
 Probe Ready 1315  
 Probe Request 1315  
 Procedure, definition of 140  
 processor clock 1117  
 processor core 838  
 Processor Core Data 725  
 Processor Core, P6 548  
 Processor Electronic Signature 727  
 Processor Hot 1317  
 Processor Information ROM 17, 724  
 Processor Priority 1551  
 Processor Priority Register 1529, 1552  
 processor signature 1459  
 Processor Type 1449  
 PROCHOT# 1317  
 Programmable Interrupt Controllers 1498  
 Protected Mode Virtual Interrupts 497  
 PS 501  
 PS/2 compatibility port 486  
 PSADBW 790  
 PSE 450, 455  
 PSE-36 Mode 731  
 PSE-36 Mode, detecting support for 732  
 PSE-36 Mode, enabling 732  
 PSE-36 Mode, paging 245  
 PSE-36 Mode, Windows support for 736  
 PSI# 1428  
 PTE 218, 221, 450  
 PTE Format 230  
 Push 77  
 Push Flags Instruction 347  
 PVI 455  
 PWB 387  
 PWRGOOD 1317, 1319, 1428  
 PWT 449, 450
- Q**
- QDF Number 725  
 QNaN 762, 763  
 Quiet NaN 762
- R**
- R/S# 482  
 R/W 224  
 R/W Field In DR7 380  
 R/W0, 1, 2, 3 378  
 RAID 18  
 RAM disk driver 736  
 RC 439  
 RCP 789  
 RDMSR 513, 518  
 RDPMC 626, 628, 1406  
 RDTSC 498, 499, 517, 1419  
 Read For Ownership 392, 1185, 1211  
 read parity error, PCI 1283, 1288  
 Read Performance Counter 626, 1406  
 Read With Intent To Modify 392, 1185,  
     1211  
 Read/Write Check, Page 238  
 Real Big mode 90  
 Real-Time Clock 259  
 Reciprocal 788, 789

## Index

---

- Reciprocal Square Root 788, 789
  - Reciprocal/Reciprocal Square Root Unit 752
  - REDIR\_TBL 1576
  - Redirection Hint bit 1587
  - Redirection Table register set 1567, 1576, 1581
  - Redirection Table, interrupt 1567
  - Redundant Array of Inexpensive Drives 18
  - Reference input 1316
  - Reference Voltage 1131
  - register set, Local APIC 1524
  - Relaxed DBSY# Deassertion 1264
  - Remote IRR 1543, 1583
  - Remote Register Read 1508
  - Replay 1067, 1410
  - REQ[4:0]# 1203, 1208, 1213, 1219
  - Request Agent 1138, 1141
  - Request Bus 1203
  - Request Phase 1144, 1150, 1201
  - Request Phase Parity Checking, Pentium 4 1205
  - Request Phase Parity, Pentium 4 1204
  - Request Phase signal group 1208
  - Request Type 1 1446
  - Request Type 1 Enhanced 1450
  - Request Type 2 1452
  - Request Type 3 793, 1457
  - Request Type 4 1457
  - Request Type 5 1458
  - Requestor Privilege Level 139
  - Reservation Station 1438
  - Reset Code Byte 486
  - RESET# 1318, 1415
  - Response Agent 1138
  - Response Bus 1243
  - Response Phase 1145, 1241, 1242
  - Response Phase End Point 1243
  - Response Phase Parity, Pentium 4 1243, 1268
  - Response Phase Signal Group 1243
  - Response Phase Start Point 1243
  - Response Types 1244
  - Restart Instruction Pointer Valid bit 593
  - Resume 1468, 1476, 1483
  - Resume Flag 291
  - Resume from System Management Mode (RSM) instruction 456
  - Retire 1409
  - Retry Response 840, 1140, 1244, 1280
  - Retry, PCI 1287
  - Return Instruction Pointer 1374, 1408
  - RFO 392, 1185, 1211
  - RIP 1374, 1408
  - RIPV bit 593
  - RMW 1180
  - RMW, Locked 1182
  - Roadmap, Pentium 4 813
  - Roadmap, Pentium III 744
  - ROB 847
  - ROB\_CR\_BKUPTMPDR6 614, 621, 697
  - ROM, microcode 590
  - Root Complex 824, 1166, 1205, 1273, 1280, 1305
  - Rotating ID 1152
  - Rounding Control 439
  - Rounding Control, MXCSR 768
  - RPL 139
  - RPL, definition of 141
  - RRRR field 600
  - RS[2:0]# 1243, 1268, 1270
  - RSM 456, 458, 1468, 1476, 1483
  - RSP# 1243, 1268, 1270
  - RSQRT 789
  - RT 1567, 1581
  - RTC chip 258, 259
  - Rtt 1127
  - RWITM 392, 1185, 1211
- S**
- SAD 790
  - saturation math 526
  - Scalable Bus Speed 1349



## Index

- Scalar Operations, SSE 772  
scheduler 28  
SCI 756  
Scratch EEPROM 724  
SEC 662  
Segment 125  
Segment Base Address 123  
Segment Descriptor 110, 114  
Segment Descriptor Format 121  
Segment Not Present exception 257, 264,  
269, 308  
Segment Present Bit 129  
Segment Register Fields, TSS 181  
Segment Registers in VM86 Mode 339  
Segment Selector 114  
Segment Size 123  
Segment Type 125  
Segment Unit 40  
Segment Wraparound 338, 421  
Segmentation, eliminating 248  
Segments, Real Mode Limitations 110  
Self 1559  
Self-Snoop 1238  
semaphore 1179  
Send Pending 1583  
Serial Number 1457  
Serial port one 257  
Serial port two 257  
Serializing Instructions 499, 1183  
Set Interrupt Enable 253, 346  
SF 440  
SFENCE 784  
Shared Resource 1178  
Shared state 391  
Shuffle/Logical Unit 751  
Shutdown 303, 1222, 1307  
SIDT 273  
Signaling NaN 762  
signature 1459  
Signature, Enhanced Processor 1460  
Signature, Microcode Update 636  
significand 761  
SIMD 524  
SIMD Floating-Point Exception 326  
SIMD FP capability 758  
SIMD FP Error Priorities 328  
SIMD FP exception 269, 770, 792  
SIMD SP FP 751  
Single-Edge Cartridge 662  
Single-Step exception 262, 268  
Single-Step on Branch, Exception, or  
Interrupt, P6 625  
SIO 17  
SIPI 833, 1561  
SKTOCC# 1318  
SLDT 92  
Sleep State 692, 1318  
Slot 1 722  
SLOTTOCC# 680  
SLP# 680, 689, 692, 1318  
SM base address 1468, 1495  
SM Memory and caching 1487  
SM RAM above the 1st MB 1496  
SM RAM access mapping 1488  
SM RAM organization 1468  
SM\_ALERT# 729, 1318  
SM\_CLK 729, 1318  
SM\_DAT 729, 1318  
SM\_EP\_A[2:0] 729, 1318  
SM\_TS\_A[1:0] 730, 1318  
SM\_VCC 730, 1318  
SM\_WP 730, 1318  
SMB\_PRT 728, 1318  
SMBBase Field 1473  
SMBus 17, 723  
SMBus Alert 729  
SMBus Clock 729  
SMBus Data 729  
SMBus Present 728  
SMBus Signals 728  
SMBus Write Protect 730  
SMI 267  
SMI Acknowledge 1222, 1309, 1468, 1478,  
1483

## Index

---

- SMI Delivery Mode 1542, 1561
- SMI Inter Processor Interrupt 1466
- SMI interrupt message 1508
- SMI IPI 1466
- SMI occurs within the NMI Handler 1477
- SMI# 756, 1309, 1465, 1473
- SMI# and FLUSH# 1493
- SMM 460, 1415, 1463
- SMM and NMI Handling 1476
- SMM and Power Down 1479
- SMM and Real Mode Address Formation 1475
- SMM and Single Stepping 1475
- SMM and the HLT Instruction 1485
- SMM and the IDT 1475
- SMM Auto Halt Restart Feature 1484
- SMM base address 1466
- SMM Context Save 1478
- SMM Enhancement, Pentium Pro 572
- SMM in an MP System 1496
- SMM Revision ID 1473, 1482
- SMM, entering 1473
- SMM, Exceptions and Software Interrupts 1474
- SMM, exiting 1483
- SMMEM# 1222, 1309, 1478
- SMP 507, 1151
- SMRAM State Save Area 1471
- SNaN 762, 763
- Snoop Agents 1138, 1226
- snoop hit on a clean line 1139
- Snoop hit on a modified line 1139
- Snoop miss 1139
- Snoop Phase 1145, 1225
- Snoop Phase and non-memory transactions 1239
- Snoop Phase duration 1229
- Snoop Phase Has Two Purposes 1228
- Snoop Result 691, 830, 1232
- Snoop Stall 1234
- snoop transaction 828
- snoopers 1138
- Snooping 826
- Snooping and the WB Cache 397
- Snooping and the WT Cache 396
- socket 8 661
- Socket Occupied 1318
- Soft Reset (INIT#) 485
- Software Interrupt Instruction 347
- Source-synchronous strobes 1203
- SP FP Format 762
- SP FP Numeric Format 761
- Special Transaction 547, 1210, 1302, 1306
- Speculative Execution 853
- SpeedStep technology 755
- SpeedStep, Enhanced 1433
- SPLCK# 1222
- Split Lock 1222
- Spurious Interrupt Vector 1591
- Spurious Interrupt Vector Register 1532, 1592
- SS 73
- SS0 153, 183
- SS1 183
- SS2 183
- SSD 790
- SSE 748, 758
- SSE Alignment Checking 792
- SSE Capability, detecting 749
- SSE Control/Status register 766
- SSE Data Types 760
- SSE Elements 759
- SSE Execution Units 750
- SSE Instruction Set 791
- SSE instruction set, enabling 770
- SSE instructions, 2-wide 754
- SSE instructions, 4-wide 754
- SSE Register Set 760
- SSE Scalar Operations 772
- SSE Setup 793
- SSE SIMD (Packed) Operations 772
- SSE SIMD FP Exception, enabling the 771
- SSE Support, detecting 758
- SSE2 Instruction Set 1332

## Index

- SSE2 instruction set, enabling the 771  
 SSE3 Instruction Set 1337  
 S-spec 725  
 Stack exception 264, 309  
 Stack Management, Advanced 1439  
 Stack Segment 73  
 Stack Segment Privilege Check 170  
 Stack Segment, types of 126  
 Stack Switch, Automatic 153  
 Stack Usage, Processor 80  
 Stack, Expand-Down 164  
 Stack, Expand-Up 162  
 Stall, Snoop 1234  
 Stalled State 1193  
 Stalled/Throttled/Free Indicator 1192  
 standard voltage 1435  
 Start-Up Delivery Mode 1561  
 Startup Inter Processor Interrupt 833  
 Start-up IPI 1561  
 STI Handling in VM86 extended mode 495  
 STI instruction 253, 346  
 STMXCSR 769  
 Stop Clock 267, 1308, 1318  
 Stop Clock and the Thermal Monitor 1340  
 Stop Grant Acknowledge message 689, 1222, 1308  
 Stop Grant State 688, 1318  
 Store Buffer 1212  
 Store IDT instruction 273  
 Store, Fused 1438  
 Stores, Non-Temporal 1327  
 Stores, streaming 754, 1327  
 Store-to-Load Forwarding 1070  
 STPCLK# 267, 684, 687, 688, 1308, 1316, 1318, 1340, 1433  
 STR 92, 188  
 Streaming Buffer Disable 620  
 Streaming SIMD Extensions 758  
 Streaming stores 754, 776, 1327  
 streaming, memory 754  
 Strobe Setup and Hold Specs 1126  
 Strobes 1119, 1203  
 Sum-of-absolute-differences 790  
 Sum-of-square-differences 790  
 Super IO chip 17  
 SVR 1532  
 Symmetric Agent Arbitration 1151  
 Symmetric Multiprocessing 507, 1151  
 Symmetric Request Agents 1141  
 Sync 1222, 1308  
 synchronizing 1183  
 SYSENTER 707, 710  
 SYSENTER\_CS\_MSR 707  
 SYSENTER\_EIP\_MSR 707  
 SYSENTER\_ESP\_MSR 707  
 SYSEXIT 707, 711  
 SYSR/S# 482  
 System bit 130  
 System Control Interrupt 756  
 System Control Port A 486  
 System Enter/Exit Registers 707, 1361  
 System Management Bus 17, 723  
 System Management Interrupt 1309, 1465  
 System Management Memory 1222  
 System Management Mode 460, 1463  
 System Segments, types of 130  
 System timer 256
- T**
- T bit 181, 267  
 T field 601  
 T0OS 1383, 1398  
 T0USR 1383, 1398  
 T1OS 1383, 1398  
 T1USR 1383, 1398  
 Table Indicator 112  
 Tag Enable bit 1384  
 Tag Value 1383  
 Tagging 1409  
 Tagging Mechanisms, performance monitor 1411  
 Tagging of  $\mu$ ops 1384  
 Tagging, execution 1411, 1412

## Index

---

- Tagging, Front-End 1411
- Tagging, Multi 1411
- Tagging, Replay 1413
- tags, no 1411
- TAP 481, 1315
- Target Abort 1283, 1287, 1291
- Target Ready 1243
- Task Creation 171
- Task Gate 173, 192, 193, 194, 195, 273, 333
- Task Priority 1551
- Task Priority Register 509, 1527, 1552
- Task Register 187
- Task State Segment 27, 31
- Task Switch 106, 172
- Task Switch as a Result of a Far Call 197
- Task Switch as the Result of a Far Jump 197
- Task Switch details 196
- Task Switch due to a BOUND/INT/INTO/INT3 198
- Task Switch due to an Interrupt or Exception 196
- Task Switch due to Execution of an IRET 198
- Task Switch, events that trigger a 192
- Task, definition of 139
- Tasks, linked 201
- task-switch breakpoint 262
- TBPU 1355
- TC 843, 1355
- TCK 481
- TCK, TDI, TDO, TMS, TRST# 1318
- TDI 481
- TDO 481
- Tejas 816
- Test Access Port 481, 1315
- Test Clock 481
- Test Control Register 620
- Test Data In 481
- Test Data Out 481
- Test Mode Select 481
- Test Register 1 513
- Test Register 10 514
- Test Register 11 514
- Test Register 12 514, 515
- Test Register 2 514
- Test Register 3 514
- Test Register 4 514
- Test Register 5 514
- Test Register 6 514
- Test Register 7 514
- Test Register 9 514
- Test Registers 456, 512
- Test Reset 481
- TEST\_CTL 614, 620, 697
- TESTHI[x:0] 1319
- thermal diode 1341
- Thermal Diode Anode and Cathode 1319
- Thermal Interrupt Control 1362
- Thermal Monitor 2 1435
- Thermal Monitor and Interrupts 1343
- Thermal Monitor Control 1362
- Thermal Monitor Enable 1342
- Thermal Monitor Feature Detection 1340
- Thermal Monitor Interrupt 1343
- Thermal Monitor related Registers 1362
- Thermal Monitor Status 1362
- Thermal Monitoring and HTT 1345
- Thermal Monitoring Facilities, Pentium 4 1340
- Thermal Monitoring, Automatic 1342
- Thermal Ref. Data 727
- Thermal Reference Byte 727
- thermal sensing device 724
- Thermal Sensor interrupt 1338, 1504, 1508, 1548
- Thermal Sensor LVT Register 1534
- Thermal Sensor Select Address pins 730
- Thermal Status bit 1342
- Thermal Status Log bit 1342
- Thermal Trip 1319
- THERMDA, THERMDC 1319
- THERMTRIP# 1319
- Threshold 1399

## Index

- Threshold value 1409  
Throttled State 1194  
TI bit 112  
Time Stamp Counter 498, 612, 1308, 1418, 1419  
Time Stamp Disable 517  
Timer, APIC 1504, 1544  
Timer, System 256  
Timeslice 172  
Timeslice Timer 172  
timeslicing 28  
TLB 234, 567  
TLB Information 1452  
TLB Maintenance 235  
TLB-related errors 590  
TMR 1533, 1535  
TMS 481  
Toggle Mode Dword Transfer Order, 486 416  
Toggle Mode Transfer Order, Pentium/  
P6/Pentium 4/Pentium M 473  
Tonga 660  
TOP 436, 441  
Top of Stack 441, 1366  
TOS 1366  
TPR 509, 1527, 1552  
TR 187  
Trace Cache 839, 843, 1355  
Trace Cache events 1412  
Tracking transactions 1147  
Transaction Deferral 1141, 1277  
Transaction ID 1141, 1221  
Transaction Phases 1142  
Transaction Pipelining 1143  
Transaction Tracking 1147  
Transaction Types 1210, 1216  
Translation Lookaside Buffer 234  
Trap bit 181, 376  
Trap bit, TSS 267  
Trap Gate 273, 275, 281, 333, 1536  
Traps 260  
TRDY# 1243  
Trigger Mode 1541, 1559, 1583, 1588  
Trigger Mode Register 1533  
TRST# 481  
TSC 498, 515, 612, 696, 1308, 1418, 1419  
TSC Wraparound 499  
TSC, writing to the 499  
TSS 27, 31, 172, 331  
TSS Busy bit 186  
TSS CR3 field 182  
TSS descriptor 172, 185, 192, 194  
TSS EFlags field 182  
TSS EIP field 182  
TSS ESP field 182  
TSS General Register Fields 181  
TSS LDT Selector 181  
TSS Link field 184  
TSS Mapping 207  
TSS placement within a Page 208  
TSS Privilege Level 0 - 2 Stack Definition  
Fields 183  
TSS Segment Register Fields 181  
TSS Structure 173  
TSS Trap bit 181  
TSS, invalid 269  
TT field 600  
Type of mis-predicted branches by  
BPU 1355
- U**
- U/S bit 224  
UC- 801, 803  
UC memory 582, 1220  
UE 440  
UM 438  
Uncacheable (UC) Memory 582  
unified code/data cache 476  
Unified L2 Cache, P6 548  
Unit Mask 609  
Unix Copy-on-Write Strategy 451  
Unpacked Data 524  
UnReal mode 90  
UP 726

## Index

---

- Update Header data structure 633
  - USB 17, 18
  - User bit 609
  - User/Supervisor bit 224
  - User-Defined Interrupt 1518
  - User-Defined Interrupt Eligibility
    - Test 1553
  - User-Defined Interrupt priority 1519
  - User-Defined Interrupts, masking 1522
  - USR 609
  - USR bit 1382
- V**
- VAL 595
  - Vector 254, 1210
  - Vector 15 318
  - Vector Assignment 255
  - Vector field 1543, 1562
  - VER 1576
  - VERR 92
  - Version Register 1576, 1581
  - VERW 92
  - VGA vertical retrace interrupt 258
  - VID 726, 1434
  - VID[4:0] 680, 1126
  - VID[5:0] 1126, 1319
  - Virtual 8086 Mode 106, 329
  - Virtual Interrupts 497
  - Virtual Machine Monitor 331
  - Virtual Memory Paging 105
  - VM86 Extensions 490
  - VM86 Mode 329
  - VM86 Mode and Display Frame Buffer
    - Updates 344
  - VM86 Mode Evolution 374
  - VM86 Mode Interrupt/Exception
    - Generation and Handling 348
  - VM86 Mode, Access to a Forbidden IO
    - Port 364
  - VM86 Mode, Attempted Execution of a
    - CLI Instruction 365
    - VM86 Mode, Attempted Execution of a
      - POPF Instruction 369
    - VM86 Mode, Attempted Execution of a
      - PUSHF Instruction 369
    - VM86 Mode, Attempted Execution of the
      - INT nn Instruction 369
    - VM86 Mode, Attempted Execution of the
      - STI Instruction 368
    - VM86 Mode, instructions usable in 373
    - VM86 Mode, Pentium 4 1323
    - VM86 Mode, register accessible in 372
    - VM86 Mode, using a task as a handler 370
    - VM86 Task privilege 339
  - VME 455
  - VME feature 490
  - VMM 331
  - Voltage ID 726, 1126, 1319
  - Voltage Identification, Pentium II 680
  - voltage regulator 1428
  - voltage, low 1435
  - voltage, standard 1435
  - voltage, ultra low 1435
  - VRCHGNG# 756
  - Vref 1429
- W**
- Wait States, Data Phase 1266
  - wait-for-IPI 833
  - Ways 400
  - WB memory 584, 1221
  - WBINVD 456, 458, 1308
  - WC memory 582, 1220
  - WCB 1212
  - WCBs, Pentium III 754
  - Willamette 814
  - WP 1221
  - WP bit 450
  - Write Back and Invalidate instruction 456,
    - 1308
  - Write Combining memory type, detecting
    - support for the 575
  - write parity error, PCI 1291

---

---

## Index

---

Write Protect feature, paging 244, 450  
Write Receives the Defer Response 1288  
Write-Back (WB) Memory 584  
Writeback Buffers 755  
Write-Combining (WC) Memory 582  
Write-Protect (WP) Memory 584  
Write-Through (WT) Memory 583  
WRMSR 513, 518  
WT memory 583, 584, 1221

### X

XADD 456, 457  
xAPIC 1338, 1508, 1515  
Xeon 660  
Xeon Cartridge 722  
Xeon DP, Pentium 4 1422  
Xeon MP, Pentium 4 1422  
Xeon, Pentium II 719  
Xeon, Pentium III 742, 795  
XMM[7:0] 766  
XTP (External Task Priority) registers 1566

### Z

ZE 440  
ZM 438